









# OPAx836 Very-Low-Power, Rail-to-Rail Out, Negative Rail In, Voltage-Feedback Operational Amplifiers

# 1 Features

- Low Power:
  - Supply Voltage: 2.5 V to 5.5 V
  - Quiescent Current: 1 mA (Typical)
  - Power Down Mode: 0.5 µA (Typical)
- Bandwidth: 205 MHz
- Slew Rate: 560 V/µs
- Rise Time: 3 ns (2 V<sub>STEP</sub>)
- Settling Time (0.1%): 22 ns (2 V<sub>STEP</sub>)
- Overdrive Recovery Time: 60 ns
- SNR: 0.00013% (–117.6 dBc) at 1 kHz (1 V<sub>RMS</sub>)
- THD: 0.00003% (–130 dBc) at 1 kHz (1 V<sub>RMS</sub>)
- HD<sub>2</sub>/HD<sub>3</sub>: -85 dBc/-105 dBc at 1 MHz (2 V<sub>PP</sub>)
- Input Voltage Noise: 4.6 nV/ $\sqrt{\text{Hz}}$  (f = 100 kHz)
- Input Offset Voltage: 65 µV (±400-µV Maximum)
- CMRR: 116 dB
- Output Current Drive: 50 mA
- RRO: Rail-to-Rail Output
- Input Voltage Range: -0.2 V to +3.9 V (5-V Supply)
- Operating Temperature Range: -40°C to +125°C

# 2 Applications

- Low-Power Signal Conditioning
- Audio ADC Input Buffers
- Low-Power SAR and  $\Delta\Sigma$  ADC Drivers
- Portable Systems
- Low-Power Systems
- High-Density Systems

# **3 Description**

The OPA836 and OPA2836 devices (OPAx836) are single- and dual-channel, ultra-low power, rail-to-rail output, negative-rail input, voltage-feedback (VFB) operational amplifiers designed to operate over a power-supply range of 2.5 V to 5.5 V with a single supply, or  $\pm 1.25$  V to  $\pm 2.75$  V with a dual supply. Consuming only 1 mA per channel and a unity-gain bandwidth of 205 MHz, these amplifiers set an industry-leading power-to-performance ratio for rail-to-rail amplifiers.

For battery-powered, portable applications where power is of key importance, the low-power consumption and high-frequency performance of the OPA836 and OPA2836 devices offer performanceversus-power capability that is not attainable in other devices. Coupled with a power-savings mode to reduce current to < 1.5  $\mu$ A, these devices offer an attractive solution for high-frequency amplifiers in battery-powered applications.

The OPA836 RUN package option includes integrated gain-setting resistors for the smallest possible footprint on a printed-circuit board (approximately 2.00 mm × 2.00 mm). By adding circuit traces on the PCB, gains of +1, -1, -1.33, +2, +2.33, -3, +4, -4, +5, -5.33, +6.33, -7, +8 and inverting attenuations of -0.1429, -0.1875, -0.25, -0.33, -0.75 can be achieved. See Table 9-1 and Table 9-2 for details.

The OPA836 and OPA2836 devices are characterized for operation over the extended industrial temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C.

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
004926	SOT-23 (6)	2.90 mm × 1.60 mm				
OPA836	WQFN (10)	2.00 mm × 2.00 mm				
	SOIC (8)	4.90 mm × 3.91 mm				
OPA2836	VSSOP (10)	3.00 mm × 3.00 mm				
0FA2030	UQFN (10)	2.00 mm × 2.00 mm				
	WQFN (10)	2.00 mm × 2.00 mm				

Device Information<sup>(1)</sup>

(1) See the package option addendum at the end of the data sheet for all available packages.



Harmonic Distortion vs Frequency

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



# **Table of Contents**

1 Features1	
2 Applications1	
3 Description1	
4 Revision History2	2
5 Device Comparison Table5	;
6 Pin Configuration and Functions6	5
7 Specifications	3
7.1 Absolute Maximum Ratings8	5
7.2 ESD Ratings8	5
7.3 Recommended Operating Conditions8	5
7.4 Thermal Information: OPA8368	5
7.5 Thermal Information: OPA28369	)
7.6 Electrical Characteristics: V <sub>S</sub> = 2.7 V9	)
7.7 Electrical Characteristics: V <sub>S</sub> = 5 V12	2
7.8 Typical Characteristics: V <sub>S</sub> = 2.7 V 15	;
7.9 Typical Characteristics: V <sub>S</sub> = 5 V 20	)
8 Detailed Description25	;
8.1 Overview25	5

8.2 Functional Block Diagrams	. 25
8.3 Feature Description.	.25
8.4 Device Functional Modes	
9 Application and Implementation	
9.1 Application Information	. 31
9.2 Typical Applications	37
10 Power Supply Recommendations	.41
11 Layout	.42
11.1 Layout Guidelines	42
11.2 Layout Example	43
12 Device and Documentation Support	.44
12.1 Device Support	. 44
12.2 Receiving Notification of Documentation Updates.	.44
12.3 Support Resources	. 44
12.4 Electrostatic Discharge Caution	.44
12.5 Glossary	.44
13 Mechanical, Packaging, and Orderable	
Information	. 44

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

hanges from Revision I (October 2016) to Revision J (March 2021)	Page
Updated the numbering format for tables, figures, and cross-references throughout the document	1
Changed the input impedance common mode conditions From: = 200    1.2 k $\Omega$    pF (Typical) To: 10 M $\Omega$    pF (Typical)	
Changed the input impedance differential mode conditions From: = 200    1 k $\Omega$    pF (Typical) To: 10	00    1 kΩ
Changed the input impedance common mode conditions From: = 200    1.2 k $\Omega$    pF (Typical) To: 10	00    1.2
Changed the input impedance differential mode conditions From: = 200    1 k $\Omega$    pF (Typical) To: 10 pF (Typical)	00    1 kΩ
hanges from Revision H (September 2016) to Revision I (October 2016)	Page
Changed text in sections throughout the data sheet to be more clear and concise	1
Changed " $R_G = \infty \Omega$ (open)" to " $R_G$ = open"	
Changed "gain tracking is superior to using" to "gain drift is superior to the drift with"	
Changed "results in degraded harmonic distortion" to "increases the harmonic distortion"	38
Deleted "A 10- $\Omega$ series resistor can be inserted between the capacitor and the noninverting pin to is capacitance."	
	Updated the numbering format for tables, figures, and cross-references throughout the document Changed the input impedance common mode conditions From: = 200    1.2 k $\Omega$    pF (Typical) To: 1 M $\Omega$    pF (Typical) Changed the input impedance differential mode conditions From: = 200    1 k $\Omega$    pF (Typical) To: 1 pF (Typical) Changed the input impedance common mode conditions From: = 200    1.2 k $\Omega$    pF (Typical) To: 1 M $\Omega$    pF (Typical) Changed the input impedance differential mode conditions From: = 200    1.2 k $\Omega$    pF (Typical) To: 1 M $\Omega$    pF (Typical) Changed the input impedance differential mode conditions From: = 200    1 k $\Omega$    pF (Typical) To: 10 pF (Typical) Changed the input impedance differential mode conditions From: = 200    1 k $\Omega$    pF (Typical) To: 10 pF (Typical) Changed tresuits in sections throughout the data sheet to be more clear and concise Changed "R <sub>G</sub> = $\infty\Omega$ (open)" to "R <sub>G</sub> = open" Changed "gain tracking is superior to using" to "gain drift is superior to the drift with" Changed "results in degraded harmonic distortion" to "increases the harmonic distortion" Deleted "A 10- $\Omega$ series resistor can be inserted between the capacitor and the noninverting pin to i

С	hanges from Revision G (October 2015) to Revision H (September 2016)	Page
•	Changed "Type" column header to "I/O" on <i>Pin Functions</i> table	6
•	Reformatted header rows in Thermal Information: OPA836 and Thermal Information: OPA2836 tables .	8
•	Reformatted Thermal Information table note	8
•	Reformatted Thermal Information table note	9
•	Deleted the word "linear" from Output section parameters in <i>Electrical Characteristics</i> $V_{s}$ = 2.7 V table .	9
•	Deleted the word "linear" from Output section parameters in <i>Electrical Characteristics</i> V <sub>S</sub> = 5 V table	12
•	Reformatted Development Support subsection	44
•	Reformatted Related Documentation section	



CI	hanges from Revision E (September 2013) to Revision F (June 2015)	Page
•	Changed <i>Features</i> section	1
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Dev Functional Modes, Application and Implementation section, Power Supply Recommendations section section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Info	, Layout
	section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable into	
•	Changed Device Comparison Table	5
•	Changed Pin Functions table	
•	Changed Open Loop Gain vs Frequency graph	15
•	Changed Input Referred Noise vs Frequency graph	
•	Changed Open Loop Gain vs Frequency graph	20
•	Changed Input Referred Noise vs Frequency graph	20
CI	hanges from Revision D (October 2011) to Revision E (September 2013)	Page
•	Added OPA2836 RMC package to document	1
•	Added RMC pin definitions to Pin Functions table	6
•	Deleted Packaging/Ordering Information table, leaving only note to POA	8
•	Added OPA2836 RMC package to Thermal Information table	
CI	hanges from Revision C (September 2011) to Revision D (September 2011)	Page
•	Removed Product Preview from OPA835IRUNT and OPA835IRUNR	
•	Removed Product Preview from OPA836IRUNT and OPA836IRUNR	
•	Changed typical value for resistor temperature coefficien parameter from TBD to < 10	
•	Changed "quiescent operating current" parameter to "quiescent operating current per amplifier"	
•	Changed resistor temperature coefficient typical value from TBD to < 10	
•	Changed "quiescent operating current" to "quiescent operating current per amplifier"	
CI	hanges from Revision B (May 2011) to Revision C (August 2011)	Page
•	Added the "The OPA836 RUN package" text to the Description	
•	Removed Product Preview from all devices except OPA835IRUNT and OPA835IRUNR	
•	Removed Product Preview from all devices except OPA836IRUNT and OPA836IRUNR	
•	Changed typical value for channel to channel crosstalk (OPA2836) parameter from TBD to -120 dB	
•	Changed the common-mode rejection ratio minimum value from 94 dB to 91 dB	
•	Added Gain Setting Resistors (OPA836IRUN ONLY) parameter in <i>Electrical Characteristics</i> table	
•	Changed the quiescent operating current ( $T_A = 25^{\circ}C$ ) minimum value from 0.8 mA to 0.7 mA	
•	Changed the minimum value for power supply rejection (±PSRR) parameter from 95 dB to 91 dB	
•	Changed the power-down pin bias current test condition from $\overline{PD} = 0.7$ V to $\overline{PD} = 0.5$ V	
•	Changed the power-down quiescent current test condition from $\overline{PD} = 0.7$ V to $\overline{PD} = 0.5$ V	9
•	Changed typical value for channel to channel crosstalk (OPA2836) parameter from TBD to -120 dB	12
•	Changed the Common-mode rejection ratio Min value From: 97 dB To: 94 dB	
•	Added GAIN SETTING RESISTORS (OPA836I RUN ONLY) parameter to Electrical Characteristics ta	
•	Changed the quiescent operating current ( $T_A = 25^{\circ}C$ ) minimum value from 0.9 mA to 0.8 mA	
•	Changed the power supply rejection (±PSRR) minimum value from: 97 dB to 94 dB	
•	Changed the Power-down quiescent current CONDITIONS From: PD = 0.7 V To: PD = 0.5 V	
•	Changed the Power-down quiescent current Conditions From: $\overline{PD} = 0.7$ V To: $\overline{PD} = 0.5$ V	
•	Added Figure Crosstalk vs Frequency	
•	Added Crosstalk vs Frequency figure	
•	Added section Single Ended to Differential Amplifier	32



Page

### Changes from Revision A (March 2011) to Revision B (May 2011)

Changed OPA836 from product preview to production data......1



# **5** Device Comparison Table

DEVICE	BW (A <sub>V</sub> = 1) (MHz)	SLEW RATE (V/µs)	lq (+5 V) (mA)	INPUT NOISE (nV/√ Hz)	RAIL-TO-RAIL IN/OUT	DUALS
OPA836	205	560	1	4.6	–VS/Out	OPA2836
OPA835	30	110	0.25	9.3	-VS/Out	OPA2835
OPA365	50	25	5	4.5	In/Out	OPA2365
THS4281	95	35	0.75	12.5	In/Out	
LMH6618	140	45	1.25	10	In/Out	LMH6619
OPA830	310	600	3.9	9.5	–VS/Out	OPA2830

# **6** Pin Configuration and Functions











Figure 6-2. OPA836 RUN Package 10-Pin WQFN Top View



Figure 6-4. OPA836 DBV Package 6-Pin SOT-23 Top View



Figure 6-5. OPA2836 DGS Package 10-Pin VSSOP Top View



### Table 6-1. Pin Functions

		P	PIN					
	OPA	836	OPA2836			I/O	DESCRIPTION	
NAME	SOT-23	WQFN	SOIC	VSSOP	WQFN, UQFN			
FB <sub>1</sub>		9				I/O	Connection to top of 2.4-k $\Omega$ internal gain setting resistors	
FB <sub>2</sub>		8				I/O	Connection to junction of 1.8-k $\Omega$ and 2.4-k $\Omega$ internal gain setting resistors	
FB <sub>3</sub>		7		_	_	I/O	Connection to junction of 600- $\Omega$ and 1.8-k $\Omega$ internal gain setting resistors	
FB <sub>4</sub>		6				I/O	Connection to bottom of $600-\Omega$ internal gain setting resistors	
PD	5	4				I	Amplifier Power Down, low = low-power mode, high = normal operation ( <b>PIN MUST BE DRIVEN</b> )	
PD1				5	4	I	Amplifier 1 Power Down, low = low-power mode, high = normal operation ( <b>PIN MUST BE DRIVEN</b> )	
PD2		—		6	6	I	Amplifier 2 Power Down, low = low-power mode, high = normal operation ( <b>PIN MUST BE DRIVEN</b> )	
V <sub>IN+</sub>	3	3				I	Amplifier noninverting input	
V <sub>IN-</sub>	4	2			_	I	Amplifier inverting input	
V <sub>IN1+</sub>			3	3	3	I	Amplifier 1 noninverting input	
V <sub>IN1-</sub>			2	2	2	I	Amplifier 1 inverting input	
V <sub>IN2+</sub>			5	7	7	I	Amplifier 2 noninverting input	
V <sub>IN2-</sub>			6	8	8	I	Amplifier 2 inverting input	
V <sub>OUT</sub>	1	1	—	—	_	0	Amplifier output	
V <sub>OUT1</sub>			1	1	1	0	Amplifier 1 output	
V <sub>OUT2</sub>			7	9	9	0	Amplifier 2 output	
V <sub>S+</sub>	6	10	8	10	10	POW	Positive power supply input	
V <sub>S-</sub>	2	5	4	4	5	POW	Negative power supply input	



# 7 Specifications 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
$V_{S-}$ to $V_{S+}$	Supply voltage		5.5	V
VI	Input voltage	V <sub>S-</sub> – 0.7	V <sub>S+</sub> + 0.7	V
V <sub>ID</sub>	Differential input voltage		1	V
l <sub>l</sub>	Continuous input current		0.85	mA
lo	Continuous output current		60	mA
	Continuous power dissipation	See Sec ar Sectio	nd	
TJ	Maximum junction temperature		150	°C
T <sub>A</sub>	Operating free-air temperature	-40	125	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±6000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V
		Machine model	±200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>S+</sub>	Single supply voltage	2.5	5	5.5	V
T <sub>A</sub>	Ambient temperature	-40	25	125	°C

## 7.4 Thermal Information: OPA836

		OP		
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT23-6)	RUN (WQFN-10)	UNIT
		6 PINS	10 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	194	145.8	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	129.2	75.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	39.4	38.9	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	25.6	13.5	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	38.9	104.5	°C/W

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics (SPRA953).



### 7.5 Thermal Information: OPA2836

			OPA2836					
THERMAL METRIC <sup>(1)</sup>		D (SOIC-8)	(DGS) VSSOP, MSOP-10	(RUN) WQFN-10	RMC (UQFN-10)	UNIT		
		8 PINS	10 PINS	10 PINS	10 PINS			
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	150.1	206	145.8	143.2	°C/W		
R <sub>0JCtop</sub>	Junction-to-case (top) thermal resistance	83.8	75.3	75.1	49.0	°C/W		
R <sub>θJB</sub>	Junction-to-board thermal resistance	68.4	96.2	38.9	61.9	°C/W		
ΨJT	Junction-to-top characterization parameter	33.0	12.9	13.5	3.3	°C/W		
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	67.9	94.6	104.5	61.9	°C/W		

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics (SPRA953).

# 7.6 Electrical Characteristics: V<sub>S</sub> = 2.7 V

PARAMETER	TEST CONDITIONS	MIN TYP MA		TEST LEVEL <sup>(1)</sup>
AC PERFORMANCE				
	V <sub>OUT</sub> = 100 mV <sub>PP</sub> , G = 1	200		
Small signal handwidth	V <sub>OUT</sub> = 100 mV <sub>PP</sub> , G = 2	100	MHz	с
Small-signal bandwidth	V <sub>OUT</sub> = 100 mV <sub>PP</sub> , G = 5	26		C
	V <sub>OUT</sub> = 100 mV <sub>PP</sub> , G = 10	11		
Gain-bandwidth product	V <sub>OUT</sub> = 100 mV <sub>PP</sub> , G = 10	110	MHz	С
Large-signal bandwidth	V <sub>OUT</sub> = 1 V <sub>PP</sub> , G = 2	60	MHz	С
Bandwidth for 0.1-dB flatness	V <sub>OUT</sub> = 1 V <sub>PP</sub> , G = 2	25	MHz	С
Slew rate, rise	V <sub>OUT</sub> = 1 V <sub>STEP</sub> , G = 2	260	V/µs	С
Slew rate, fall	V <sub>OUT</sub> = 1 V <sub>STEP</sub> , G = 2	240	V/µs	С
Rise time	V <sub>OUT</sub> = 1 V <sub>STEP</sub> , G = 2	4	ns	С
Fall time	V <sub>OUT</sub> = 1 V <sub>STEP</sub> , G = 2	4.5	ns	С
Settling time to 1%, rise	V <sub>OUT</sub> = 1 V <sub>STEP</sub> , G = 2	15	ns	С
Settling time to 1%, fall	$V_{OUT}$ = 1 $V_{STEP}$ , G = 2	15	ns	С
Settling time to 0.1%, rise	$V_{OUT}$ = 1 $V_{STEP}$ , G = 2	30	ns	С
Settling time to 0.1%, fall	$V_{OUT}$ = 1 $V_{STEP}$ , G = 2	25	ns	С
Settling time to 0.01%, rise	$V_{OUT}$ = 1 $V_{STEP}$ , G = 2	50	ns	С
Settling time to 0.01%, fall	$V_{OUT}$ = 1 $V_{STEP}$ , G = 2	45	ns	С
Overshoot/Undershoot	$V_{OUT}$ = 1 $V_{STEP}$ , G = 2	5%/3%		С
	f = 10 kHz, $V_{IN_{CM}}$ = mid-supply – 0.5 V	-133		С
Second-order harmonic distortion	f = 100 kHz, $V_{IN\_CM}$ = mid-supply – 0.5 V	-120	dBc	С
	f = 1 MHz, $V_{IN\_CM}$ = mid-supply – 0.5 V	-84		С
	f = 10 kHz, $V_{IN_{CM}}$ = mid-supply – 0.5 V	-137		С
Third-order harmonic distortion	f = 100 kHz, $V_{IN\_CM}$ = mid-supply – 0.5 V	-130	dBc	С
	f = 1 MHz, V <sub>IN CM</sub> = mid-supply – 0.5 V	-105		С
Second-order intermodulation distortion	$      f = 1 MHz, 200-kHz Tone Spacing, \\ V_{OUT} Envelope = 1 V_{PP} \\ V_{IN\_CM} = mid-supply - 0.5 V $	-90	dBc	С
Third-order intermodulation distortion	f = 1 MHz, 200-kHz Tone Spacing, $V_{OUT}$ Envelope = 1 $V_{PP}$ $V_{IN\_CM}$ = mid-supply – 0.5 V	-90	dBc	С
Input voltage noise	f = 100 KHz	4.6	nV/√ <del>Hz</del>	С
Voltage noise 1/f corner frequency		215	Hz	С
Input current noise	f = 1 MHz	0.75	pA/√ Hz	С



# 7.6 Electrical Characteristics: V<sub>S</sub> = 2.7 V (continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	МАХ	UNIT	TEST
AC PERFORMANCE (continued)						
Current noise 1/f corner frequency			31.7		kHz	С
Overdrive recovery time, over/under	Overdrive = 0.5 V		55/60		ns	С
Closed-loop output impedance	f = 100 kHz		0.02		Ω	С
Channel-to-channel crosstalk (OPA2836)	f = 10 kHz		-120		dB	С
DC PERFORMANCE						
Open-loop voltage gain (A <sub>OL</sub> )		100	125		dB	А
	T <sub>A</sub> = 25°C	-400	±65	400		А
	$T_A = 0^{\circ}C$ to $70^{\circ}C$	-680		680		
nput referred offset voltage	T <sub>A</sub> = -40°C to 85°C	-760		760	μV	В
	T <sub>A</sub> = -40°C to 125°C	-1060		1060		
	$T_A = 0^{\circ}C$ to $70^{\circ}C$	-6.2	±1	6.2		
Input offset voltage drift <sup>(2)</sup>	T <sub>A</sub> = -40°C to 85°C	-6	±1	6	µV/°C	В
	$T_{A} = -40^{\circ}C$ to 125°C	-6.6	±1.1	6.6		
	T <sub>A</sub> = 25°C	300	650	1000		A
	$T_A = 0^{\circ}C$ to $70^{\circ}C$	190		1400	- nA	
Input bias current <sup>(3)</sup>	$T_A = -40^{\circ}C$ to 85°C	120		1500		В
	$T_{A} = -40^{\circ}C$ to 125°C	120		1800		
	$T_{A} = 0^{\circ}C \text{ to } 70^{\circ}C$	-2	±0.33	2		
nput bias current drift <sup>(2)</sup>	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	-1.9	±0.32	1.9	nA/°C	В
	$T_{A} = -40^{\circ}C \text{ to } 125^{\circ}C$	-2.1	±0.37	2.1		
	$T_A = 25^{\circ}C$	-180	±30	180		A
	$T_A = 0^{\circ}C$ to $70^{\circ}C$	-200	±30	200		В
Input offset current	$T_A = -40^{\circ}C$ to 85°C	-215	±30	215	nA	
	$T_{A} = -40^{\circ}C$ to 125°C	-240	±30	240		
	$T_A = 0^{\circ}C$ to $70^{\circ}C$	-460	±77	460		
Input offset current drift <sup>(2)</sup>	$T_A = -40^{\circ}C$ to 85°C	_575	±95	575	pA/°C	В
	$T_{A} = -40^{\circ}C$ to 125°C	-600	±100	600		
NPUT						
	$T_A = 25^{\circ}C$ , < 3-dB degradation in CMRR limit		-0.2	0	V	А
Common-mode input range low	$T_A = -40^{\circ}C$ to 125°C, < 3-dB degradation in CMRR limit		-0.2	0	V	В
	T <sub>A</sub> = 25°C, < 3-dB degradation in CMRR limit	1.5	1.6		V	A
Common-mode input range high	$T_A = -40^{\circ}C$ to 125°C, < 3-dB degradation in CMRR limit	1.5	1.6		V	В
nput operating voltage range	T <sub>A</sub> = 25°C, < 6-dB degradation in THD		–0.3 to 1.75		V	С
Common-mode rejection ratio		91	114		dB	А
nput impedance common-mode			100    1.2		MΩ    pF	С
Input impedance differential mode			100    1		kΩ    pF	С



# 7.6 Electrical Characteristics: V<sub>S</sub> = 2.7 V (continued)

at  $V_{S+}$  = +2.7 V,  $V_{S-}$  = 0 V,  $V_{OUT}$  = 1  $V_{PP}$ ,  $R_F$  = 0  $\Omega$ ,  $R_L$  = 2 k $\Omega$ , G = 1 V/V, input and output referenced to mid-supply,  $V_{IN\_CM}$  = mid-supply – 0.5 V.  $T_A$  = 25°C, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	МАХ	UNIT	TEST LEVEL <sup>(1)</sup>
Ουτρυτ						
Output voltage low	T <sub>A</sub> = 25°C, G = 5		0.15	0.2	V	A
Output voltage low	$T_A = -40^{\circ}C$ to 125°C, G = 5		0.15	0.2	V	В
Output voltage bigh	T <sub>A</sub> = 25°C, G = 5	2.45	2.5		V	A
Output voltage high	$T_A = -40^{\circ}C$ to 125°C, G = 5	2.45	2.5		V	В
Output saturation voltage, high/low	T <sub>A</sub> = 25°C, G = 5		80/40		mV	С
	T <sub>A</sub> = 25°C	±40	±45		mA	А
Output current drive	$T_A = -40^{\circ}C$ to $125^{\circ}C$	±40	±45		mA	В
GAIN SETTING RESISTORS (OPA836IRUN O	NLY)			1		1
Resistor FB1 to FB2	DC resistance	1584	1600	1616	Ω	Α
Resistor FB2 to FB3	DC resistance	1188	1200	1212	Ω	А
Resistor FB3 to FB4	DC resistance	396	400	404	Ω	А
Resistor tolerance	DC resistance	-1%		1%		А
Resistor temperature coefficient	DC resistance		<10		PPM	С
POWER SUPPLY				1		1
Specified operating voltage		2.5		5.5	V	В
	T <sub>A</sub> = 25°C	0.7	0.95	1.15	mA	Α
Quiescent operating current per amplifier	$T_A = -40^{\circ}C$ to $125^{\circ}C$	0.6		1.4	mA	В
Power supply rejection (±PSRR)		91	108		dB	A
POWER DOWN				1		
Enable voltage threshold	Specified "on" above V <sub>S-</sub> + 2.1 V			2.1	V	А
Disable voltage threshold	Specified "off" below V <sub>S-</sub> + 0.7 V	0.7			V	А
Power-down pin bias current	PD = 0.5 V		20	500	nA	А
Power-down quiescent current	PD = 0.5 V		0.5	1.5	μA	A
Turnon time delay	Time from $\overline{PD}$ = high to V <sub>OUT</sub> = 90% of final value		200		ns	с
Turnoff time delay	Time from $\overline{PD}$ = low to V <sub>OUT</sub> = 10% of original value		25		ns	С

(1) Test levels (all values set by characterization and simulation): (A) 100% tested at 25°C; over temperature limits by characterization and simulation. (B) Not tested in production; limits set by characterization and simulation. (C) Typical value only for information.

(2) Input Offset Voltage Drift, Input Bias Current Drift, and Input Offset Current Drift are average values calculated by taking data at the end points, computing the difference, and dividing by the temperature range.

(3) Current is considered positive out of the pin.



# 7.7 Electrical Characteristics: $V_S = 5 V$

	$T = 100 \text{ mV}_{PP}, G = 1$ $T = 100 \text{ mV}_{PP}, G = 2$ $T = 100 \text{ mV}_{PP}, G = 5$ $T = 100 \text{ mV}_{PP}, G = 10$ $T = 100 \text{ mV}_{PP}, G = 10$ $T = 2 \text{ V}_{PP}, G = 2$ $T = 2 \text{ V}_{PP}, G = 2$ $T = 2 \text{ V}_{PP}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$		205 100 28 11.8 118 87 29 560 580 3	MHz MHz MHz MHz V/µs V/µs	C C C C C
Small-signal bandwidth $V_{OUT}$ VourVourVourVourGain-bandwidth productVourLarge-signal bandwidthVourBandwidth for 0.1-dB flatnessVourBandwidth for 0.1-dB flatnessVourSlew rate, riseVourSlew rate, riseVourSlew rate, fallVourRise timeVourFall timeVourSettling time to 1%, riseVourSettling time to 1%, riseVourSettling time to 0.1%, riseVourSettling time to 0.1%, fallVourSettling time to 0.01%, riseVourSettling time to 0.01%, fallVourSettling time to 0.01%, fallF = 1f	$T = 100 \text{ mV}_{PP}, G = 2$ $T = 100 \text{ mV}_{PP}, G = 5$ $T = 100 \text{ mV}_{PP}, G = 10$ $T = 100 \text{ mV}_{PP}, G = 10$ $T = 2 \text{ V}_{PP}, G = 2$ $T = 2 \text{ V}_{PP}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$		100         28         11.8         118         87         29         560         580         3	MHz MHz MHz V/µs	C C C
Small-signal bandwidth $V_{0U}$ Gain-bandwidth product $V_{0U}$ Large-signal bandwidth $V_{0U}$ Bandwidth for 0.1-dB flatness $V_{0U}$ Slew rate, rise $V_{0U}$ Slew rate, rise $V_{0U}$ Rise time $V_{0U}$ Fall time $V_{0U}$ AC PERFORMANCE (continued)       Settling time to 1%, rise         Settling time to 1%, rise $V_{0U}$ Settling time to 0.1%, rise $V_{0U}$ Settling time to 0.1%, rise $V_{0U}$ Settling time to 0.01%, fall $V_{0U}$ Second-order harmonic distortion $f = 1$ $f = 1$ $f = 1$	$T = 100 \text{ mV}_{PP}, G = 5$ $T = 100 \text{ mV}_{PP}, G = 10$ $T = 100 \text{ mV}_{PP}, G = 10$ $T = 2 \text{ V}_{PP}, G = 2$ $T = 2 \text{ V}_{PP}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$		28 11.8 118 87 29 560 580 3	MHz MHz MHz V/µs	C C C
Vour       Vour         Vour       Vour         Gain-bandwidth product       Vour         Large-signal bandwidth       Vour         Bandwidth for 0.1-dB flatness       Vour         Bandwidth for 0.1-dB flatness       Vour         Slew rate, rise       Vour         Slew rate, rise       Vour         Slew rate, fall       Vour         Fall time       Vour         Fall time       Vour         Settling time to 1%, rise       Vour         Settling time to 1%, fall       Vour         Settling time to 0.1%, fall       Vour         Settling time to 0.1%, fall       Vour         Settling time to 0.01%, fall       Vour <td< td=""><td><math display="block">T = 100 \text{ mV}_{PP}, G = 10</math> <math display="block">T = 100 \text{ mV}_{PP}, G = 10</math> <math display="block">T = 2 \text{ V}_{PP}, G = 2</math> <math display="block">T = 2 \text{ V}_{PP}, G = 2</math> <math display="block">T = 2 \text{ V}_{PP}, G = 2</math> <math display="block">T = 2 \text{ -V}_{PP}, G = 2</math> <math display="block">T = 2 \text{ -V}_{PP}, G = 2</math> <math display="block">T = 2 \text{ -V}_{PP}, G = 2</math> <math display="block">T = 2 \text{ -V}_{PP}, G = 2</math> <math display="block">T = 2 \text{ -V}_{PP}, G = 2</math> <math display="block">T = 2 \text{ -V}_{PP}, G = 2</math> <math display="block">T = 2 \text{ -V}_{PP}, G = 2</math> <math display="block">T = 2 \text{ -V}_{PP}, G = 2</math> <math display="block">T = 2 \text{ -V}_{PP}, G = 2</math></td><td></td><td>11.8         118         87         29         560         580         3</td><td>MHz MHz MHz V/µs</td><td>C C C</td></td<>	$T = 100 \text{ mV}_{PP}, G = 10$ $T = 100 \text{ mV}_{PP}, G = 10$ $T = 2 \text{ V}_{PP}, G = 2$ $T = 2 \text{ V}_{PP}, G = 2$ $T = 2 \text{ V}_{PP}, G = 2$ $T = 2 \text{ -V}_{PP}, G = 2$		11.8         118         87         29         560         580         3	MHz MHz MHz V/µs	C C C
Gain-bandwidth product $V_{0U}$ Large-signal bandwidth $V_{0U}$ Bandwidth for 0.1-dB flatness $V_{0U}$ Slew rate, rise $V_{0U}$ Slew rate, rise $V_{0U}$ Slew rate, fall $V_{0U}$ Rise time $V_{0U}$ Fall time $V_{0U}$ AC PERFORMANCE (continued)Settling time to 1%, riseSettling time to 1%, rise $V_{0U}$ Settling time to 0.1%, fall $V_{0U}$ Settling time to 0.1%, fall $V_{0U}$ Settling time to 0.01%, rise $V_{0U}$ Settling time to 0.01%, fall $V_{0U}$ Settling time to 0.01% $V_{0U}$ Settling time to 0.01% $V_$	$T = 100 \text{ mV}_{PP}, G = 10$ $T = 2 \text{ V}_{PP}, G = 2$ $T = 2 \text{ V}_{PP}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$ $T = 2 \text{ -V Step}, G = 2$		118       87       29       560       580       3	MHz MHz V/µs	C C
Large-signal bandwidth         Vour           Bandwidth for 0.1-dB flatness         Vour           Slew rate, rise         Vour           Slew rate, rise         Vour           Slew rate, fall         Vour           Rise time         Vour           Fall time         Vour           AC PERFORMANCE (continued)         Vour           Settling time to 1%, rise         Vour           Settling time to 1%, rise         Vour           Settling time to 0.1%, fall         Vour           Settling time to 0.1%, fall         Vour           Settling time to 0.01%, rise         Vour           Settling time to 0.01%, fall         Vour	$T_{T} = 2 V_{PP}, G = 2$ $T = 2 V_{PP}, G = 2$ $T = 2 V Step, G = 2$ $T = 2 - V Step, G = 2$ $T = 2 - V Step, G = 2$ $T = 2 - V Step, G = 2$		87 29 560 580 3	MHz MHz V/µs	C C
Bandwidth for 0.1-dB flatness         Vour           Slew rate, rise         Vour           Slew rate, rise         Vour           Slew rate, fall         Vour           Rise time         Vour           Fall time         Vour           AC PERFORMANCE (continued)         Vour           Settling time to 1%, rise         Vour           Settling time to 1%, fall         Vour           Settling time to 0.1%, rise         Vour           Settling time to 0.1%, fall         Vour           Settling time to 0.01%, fall         Vour           Second-order harmonic distortion         f = 1	$T = 2 V_{PP}, G = 2$ $T = 2 - V \text{ Step}, G = 2$ $T = 2 - V \text{ Step}, G = 2$ $T = 2 - V \text{ Step}, G = 2$ $T = 2 - V \text{ Step}, G = 2$ $T = 2 - V \text{ Step}, G = 2$ $T = 2 - V \text{ Step}, G = 2$		29 560 580 3	MHz V/µs	С
Slew rate, rise $V_{OUT}$ Slew rate, fall $V_{OUT}$ Slew rate, fall $V_{OUT}$ Rise time $V_{OUT}$ Fall time $V_{OUT}$ Fall time $V_{OUT}$ AC PERFORMANCE (continued) $V_{OUT}$ Settling time to 1%, rise $V_{OUT}$ Settling time to 1%, fall $V_{OUT}$ Settling time to 0.1%, rise $V_{OUT}$ Settling time to 0.1%, fall $V_{OUT}$ Settling time to 0.01%, rise $V_{OUT}$ Settling time to 0.01%, fall $V_{OUT}$ Overshoot/Undershoot $V_{OUT}$ Second-order harmonic distortion $f = 1$ $f = 1$ $f = 1$	T = 2-V  Step, G = 2 $T = 2-V  Step, G = 2$		560 580 3	V/µs	
Slew rate, fall $V_{OUT}$ Rise time $V_{OUT}$ Fall time $V_{OUT}$ Fall time $V_{OUT}$ AC PERFORMANCE (continued)       Settling time to 1%, rise         Settling time to 1%, rise $V_{OUT}$ Settling time to 1%, fall $V_{OUT}$ Settling time to 0.1%, rise $V_{OUT}$ Settling time to 0.1%, fall $V_{OUT}$ Settling time to 0.01%, rise $V_{OUT}$ Settling time to 0.01%, fall $V_{OUT}$ <	T = 2-V Step, G = 2 T = 2-V Step, G = 2		580 3		С
Rise time         Vour           Fall time         Vour           Fall time         Vour           AC PERFORMANCE (continued)         Vour           Settling time to 1%, rise         Vour           Settling time to 1%, fall         Vour           Settling time to 0.1%, rise         Vour           Settling time to 0.1%, fall         Vour           Settling time to 0.01%, rise         Vour           Settling time to 0.01%, fall         Vour	T = 2-V Step, G = 2 T = 2-V Step, G = 2 T = 2-V Step, G = 2 T = 2-V Step, G = 2		3	V/µs	
Fall time         Vour           AC PERFORMANCE (continued)         Vour           Settling time to 1%, rise         Vour           Settling time to 1%, fall         Vour           Settling time to 0.1%, rise         Vour           Settling time to 0.1%, rise         Vour           Settling time to 0.01%, rise         Vour           Settling time to 0.01%, fall         Fall           Settling time to 0.01%, fall         Vour	T = 2-V Step, G = 2 T = 2-V Step, G = 2 T = 2-V Step, G = 2				С
AC PERFORMANCE (continued)         Settling time to 1%, rise       Vour         Settling time to 1%, fall       Vour         Settling time to 0.1%, rise       Vour         Settling time to 0.1%, fall       Vour         Settling time to 0.1%, fall       Vour         Settling time to 0.1%, fall       Vour         Settling time to 0.01%, fall       Vour         Second-order harmonic distortion       f = 1         f = 1       f = 1	<sub>T</sub> = 2-V Step, G = 2 <sub>T</sub> = 2-V Step, G = 2			ns	С
Settling time to 1%, rise $V_{OUT}$ Settling time to 1%, fall $V_{OUT}$ Settling time to 0.1%, rise $V_{OUT}$ Settling time to 0.1%, fall $V_{OUT}$ Settling time to 0.01%, rise $V_{OUT}$ Settling time to 0.01%, fall $V_{OUT}$ Overshoot/Undershoot $V_{OUT}$ Second-order harmonic distortion $f = 1$ $f = 1$ $f = 1$	T = 2-V Step, G = 2		3	ns	С
Settling time to 1%, fall         Vour           Settling time to 0.1%, rise         Vour           Settling time to 0.1%, fall         Vour           Settling time to 0.01%, rise         Vour           Settling time to 0.01%, rise         Vour           Settling time to 0.01%, fall         Vour           Overshoot/Undershoot         Vour           Second-order harmonic distortion         f = 1           f = 1         f = 1	T = 2-V Step, G = 2				
Settling time to 0.1%, rise       Vour         Settling time to 0.1%, fall       Vour         Settling time to 0.01%, rise       Vour         Settling time to 0.01%, fall       Vour         Overshoot/Undershoot       Vour         Second-order harmonic distortion $f = 1$ $f = 1$ $f = 1$			22	ns	С
Settling time to 0.1%, fall     Vour       Settling time to 0.01%, rise     Vour       Settling time to 0.01%, fall     Vour       Overshoot/Undershoot     Vour       Second-order harmonic distortion $f = 1$ $f = 1$ $f = 1$	$\tau = 2 - V$ Step G = 2		22	ns	С
Settling time to 0.01%, rise       Vour         Settling time to 0.01%, fall       Vour         Overshoot/Undershoot       Vour         Second-order harmonic distortion $f = 1$ $f = 1$ $f = 1$	2 V O(OP, O - Z		30	ns	С
Settling time to 0.01%, fall     Vour       Overshoot/Undershoot     Vour       Second-order harmonic distortion $f = 1$ $f = 1$ $f = 1$	<sub>T</sub> = 2-V Step, G = 2		30	ns	С
Overshoot/Undershoot     Vour       Second-order harmonic distortion $f = 1$ $f = 1$ $f = 1$	⊤ = 2-V Step, G = 2		40	ns	С
Second-order harmonic distortion $f = 1$ f = 1 f = 1	⊤ = 2-V Step, G = 2		45	ns	С
Second-order harmonic distortion f = 1 f = 1	T = 2-V Step, G = 2	7.59	%/5%		С
f = 1	I0 kHz		-133		
	100 kHz		-120	dBc	С
f = 1	I MHz		-85		
	10 kHz		-140		
Third-order harmonic distortion f = 1	100 kHz		-130	dBc	С
f = 1	I MHz		-105		
	l MHz, 200 kHz Tone Spacing, <sub>T</sub> Envelope = 2 V <sub>PP</sub>		-79	dBc	С
	l MHz, 200 kHz Tone Spacing, T Envelope = 2 V <sub>PP</sub>		-91	dBc	С
f=1	l kHz, V <sub>OUT</sub> = 1 V <sub>RMS</sub> ,	0.000	013%		
	Hz bandwidth		117.6	dBc	С
		0.000	003%		
Total harmonic distortion, THD f = 1	I kHz, V <sub>OUT</sub> = 1 V <sub>RMS</sub>	-130		dBc	С
Input voltage noise f = 1	100 KHz		4.6	nV/√ <del>Hz</del>	С
Voltage noise 1/f corner frequency			215	Hz	С
	I MHz		0.75	pA/√ <del>Hz</del>	С
Current noise 1/f corner frequency			31.7	kHz	С
Overdrive recovery time, over/under Over	erdrive = 0.5 V		55/60	ns	С
Closed-loop output impedance f = 1	100 kHz		0.02	Ω	С
Channel to channel crosstalk (OPA2836) f = 1	I0 kHz		-120	dB	С
DC PERFORMANCE		I			
Open-loop voltage gain (A <sub>OL</sub> )		100	122	dB	A
	= 25°C	-400	±65 400		A
T <sub>A</sub> =	= 0°C to 70°C	-685	685		
Input referred offset voltage	= –40°C to 85°C	-765	765	μV	В
	= -40°C to 125°C	-1080	7031		



# 7.7 Electrical Characteristics: V<sub>S</sub> = 5 V (continued)

at  $V_{S+}$  = +5 V,  $V_{S-}$  = 0 V,  $V_{OUT}$  = 2  $V_{PP}$ ,  $R_F$  = 0  $\Omega$ ,  $R_L$  = 1 k $\Omega$ , G = 1 V/V, input and output referenced to mid-supply.  $T_A$  = 25°C, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	TEST LEVEL <sup>(1)</sup>
	$T_A = 0^{\circ}C$ to $70^{\circ}C$	-6.3	±1.05	6.3		
Input offset voltage drift <sup>(2)</sup>	$T_A = -40^{\circ}C$ to $85^{\circ}C$	-6.1	±1	6.1	µV/°C	В
	$T_A = -40^{\circ}C$ to $125^{\circ}C$	-6.8	±1.1	6.8		
	T <sub>A</sub> = 25°C	300	650	1000		А
	$T_A = 0^{\circ}C$ to $70^{\circ}C$	190		1400		
nput bias current <sup>(3)</sup>	$T_A = -40^{\circ}C$ to $85^{\circ}C$	120		1550	nA	В
	$T_A = -40^{\circ}C$ to $125^{\circ}C$	120		1850		
	$T_A = 0^{\circ}C$ to $70^{\circ}C$		±0.34	±2		
nput bias current drift <sup>(2)</sup>	$T_A = -40^{\circ}C$ to $85^{\circ}C$		±0.34	±2	nA/°C	В
	$T_A = -40^{\circ}C$ to $125^{\circ}C$		±0.38	±2.3		
DC PERFORMANCE (continued)					1 1	
	T <sub>A</sub> = 25°C		±30	±180		А
· · · ·	$T_A = 0^{\circ}C$ to $70^{\circ}C$		±30	±200		
nput offset current	$T_A = -40^{\circ}C$ to $85^{\circ}C$		±30	±215	nA	В
	T <sub>A</sub> = -40°C to 125°C		±30	±250		
	T <sub>A</sub> = 0°C to 70°C		±80	±480		
nput offset current drift <sup>(2)</sup>	T <sub>A</sub> = -40°C to 85°C		±100	±600	pA/°C	В
	$T_{A} = -40^{\circ}$ C to 125°C		±110	±660		
INPUT					11	
Common-mode input range low	T <sub>A</sub> = 25°C, < 3-dB degradation in CMRR limit		-0.2	0	V	А
	T <sub>A</sub> = -40°C to 125°C, < 3-dB degradation in CMRR limit		-0.2	0	V	В
Common-mode input range high	T <sub>A</sub> = 25°C, < 3-dB degradation in CMRR limit	3.8	3.9		V	А
common-mode input range nign	$T_A = -40^{\circ}C$ to 125°C, < 3-dB degradation in CMRR limit	3.8	3.9		v	В
Input linear operating voltage range	T <sub>A</sub> = 25°C, < 6-dB degradation in THD	-0.3 to 4.05			v	С
Common-mode rejection ratio		94	116		dB	Α
nput impedance common mode			100    1.2		MΩ    pF	С
nput impedance differential mode			100    1		kΩ    pF	С
ОИТРИТ						
Dutput voltage low	T <sub>A</sub> = 25°C, G = 5		0.15	0.2	V	Α
	$T_A = -40^{\circ}C$ to 125°C, G = 5		0.15	0.2	V	В
Output voltage high	T <sub>A</sub> = 25°C, G = 5	4.75	4.8		V	А
	$T_A = -40^{\circ}C$ to 125°C, G = 5	4.75	4.8		V	В
Output saturation voltage, high/low	T <sub>A</sub> = 25°C, G = 5		100/50		mV	С
Output current drive	T <sub>A</sub> = 25°C	±40	±50		mA	А
	$T_A = -40^{\circ}C$ to $125^{\circ}C$	±40	±50		mA	В
GAIN SETTING RESISTORS (OPA836IRUN O	NLY)					
Resistor FB1 to FB2	DC resistance	1584	1600	1616	Ω	А
Resistor FB2 to FB3	DC resistance	1188	1200	1212	Ω	А
Resistor FB3 to FB4	DC resistance	396	400	404	Ω	А
Resistor tolerance	DC resistance	-1		1%		А
Resistor temperature coefficient	DC resistance		<10		PPM	С
POWER SUPPLY	· · · ·				I	
Specified operating voltage		2.5		5.5	V	В

13



# 7.7 Electrical Characteristics: V<sub>S</sub> = 5 V (continued)

at  $V_{S+}$  = +5 V,  $V_{S-}$  = 0 V,  $V_{OUT}$  = 2  $V_{PP}$ ,  $R_F$  = 0  $\Omega$ ,  $R_L$  = 1 k $\Omega$ , G = 1 V/V, input and output referenced to mid-supply.  $T_A$  = 25°C, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	TEST LEVEL <sup>(1)</sup>
Quiescent exercting current per emplifier	T <sub>A</sub> = 25°C	0.8	1.0	1.2	mA	A
Quiescent operating current per amplifier	$T_A = -40^{\circ}C$ to $125^{\circ}C$	0.65		1.5	mA	В
Power supply rejection (±PSRR)		94	108		dB	А
POWER DOWN						
Enable voltage threshold	Specified "on" above V <sub>S</sub> _+ 2.1 V			2.1	V	A
Disable voltage threshold	Specified "off" below V <sub>S</sub> + 0.7 V	0.7			V	A
Power-down pin bias current	PD = 0.5 V		20	500	nA	A
Power-down quiescent current	PD = 0.5 V		0.5	1.5	μA	A
Turnon time delay	Time from $\overline{PD}$ = high to V <sub>OUT</sub> = 90% of final value		170		ns	С
Turnoff time delay	Time from $\overline{PD}$ = low to V <sub>OUT</sub> = 10% of original value		35		ns	С

(1) Test levels (all values set by characterization and simulation): **(A)** 100% tested at 25°C; over temperature limits by characterization and simulation. **(B)** Not tested in production; limits set by characterization and simulation. **(C)** Typical value only for information.

(2) Input Offset Voltage Drift, Input Bias Current Drift, and Input Offset Current Drift are average values calculated by taking data at the end points, computing the difference, and dividing by the temperature range.

(3) Current is considered positive out of the pin.



## 7.8 Typical Characteristics: $V_S = 2.7 V$





## 7.8 Typical Characteristics: $V_S = 2.7 V$





## 7.8 Typical Characteristics: $V_S = 2.7 V$









# 7.8 Typical Characteristics: V<sub>S</sub> = 2.7 V (continued)



















# 7.9 Typical Characteristics: V<sub>S</sub> = 5 V (continued)





# 8 Detailed Description

## 8.1 Overview

The OPAx836 family of bipolar-input operational amplifiers offers excellent bandwidth of 205 MHz with ultra-low THD of 0.00003% at 1 kHz. The OPAx836 device can swing to within 200 mV of the supply rails while driving a 1-k $\Omega$  load. The input common-mode of the amplifier can swing to 200 mV below the negative supply rail. This level of performance is achieved at 1 mA of quiescent current per amplifier channel.

### 8.2 Functional Block Diagrams



Figure 8-1. Noninverting Amplifier



Figure 8-2. Inverting Amplifier

## 8.3 Feature Description

### 8.3.1 Input Common-Mode Voltage Range

When the primary design goal is a linear amplifier with high CMRR, it is important to not violate the input common-mode voltage range ( $V_{ICR}$ ) of an operational amplifier.

The common-mode input range specifications in the table data use CMRR to set the limit. The limits are selected to ensure CMRR will not degrade more than 3 dB below the CMRR limit if the input voltage is kept within the specified range. The limits cover all process variations and most parts will be better than specified. The typical specifications are from 0.2 V below the negative rail to 1.1 V below the positive rail.

Assuming the operational amplifier is in linear operation, the voltage difference between the input pins is small (ideally 0 V) and input common-mode voltage is analyzed at either input pin with the other input pin assumed to be at the same potential. The voltage at  $V_{IN+}$  is simple to evaluate. In noninverting configuration, Figure 8-1, the input signal,  $V_{IN}$ , must not violate the  $V_{ICR}$ . In inverting configuration, Figure 8-2, the reference voltage,  $V_{REF}$ , must be within the  $V_{ICR}$ .

The input voltage limits have fixed headroom to the power rails and track the power supply voltages. For one 5-V supply, the linear input voltage ranges from -0.2 V to 3.9 V and from -0.2 V to 1.6 V for a 2.7-V supply. The delta headroom from each power supply rail is the same in either case: -0.2 V and 1.1 V.



#### 8.3.2 Output Voltage Range

The OPA836 and OPA2836 devices are rail-to-rail output (RRO) operational amplifiers. Rail-to-rail output typically means the output voltage swings within a couple hundred millivolts of the supply rails. There are different ways to specify this: one is with the output still in linear operation and another is with the output saturated. Saturated output voltages are closer to the power supply rails than linear outputs, but the signal is not a linear representation of the input. Linear output is a better representation of how well a device performs when used as a linear amplifier. Saturation and linear operation limits are affected by the output current, where higher currents lead to more loss in the output transistors.

Figure 7-11 and Figure 7-37 show saturated voltage-swing limits versus output load resistance and Figure 7-12 and Figure 7-38 show the output saturation voltage versus load current. Given a light load, the output voltage limits have nearly constant headroom to the power rails and track the power supply voltages. For example, with a 2-k $\Omega$  load and single 5-V supply, the linear output voltage ranges from 0.15 V to 4.8 V, and ranges from 0.15 V to 2.5 V for a 2.7-V supply. The delta from each power supply rail is the same in either case: 0.15 V and 0.2 V.

With devices like the OPA836 and OPA2836, where the input range is lower than the output range, typically the input will limit the available signal swing only in noninverting gain of 1. Signal swing in noninverting configurations in gains > +1 and inverting configurations in any gain is typically limited by the output voltage limits of the operational amplifier.

#### 8.3.3 Power-Down Operation

The OPA836 and OPA2836 devices include a power-down mode. Under logic control, the amplifiers can switch from normal operation to a standby current of < 1.5  $\mu$ A. When the  $\overline{PD}$  pin is connected high, the amplifier is active. Connecting  $\overline{PD}$  pin low disables the amplifier and places the output in a high-impedance state. When the amplifier is configured as a unity-gain buffer, the output stage is in a high dc-impedance state. To protect the input stage of the amplifier, the devices use internal, back-to-back ESD diodes between the inverting and noninverting input pins. This configuration creates a parallel low-impedance path from the amplifier output to the noninverting pin when the differential voltage between the pins exceeds a diode voltage drop. When the op amp is configured in other gains, the feedback (RF) and gain (RG) resistor network forms a parallel load.

The PD pin must be actively driven high or low and must not be left floating. If the power-down mode is not used, PD must be tied to the positive supply rail.

 $\overline{PD}$  logic states are TTL with reference to the negative supply rail and V<sub>S-</sub>. When the operational amplifier is powered from single-supply and ground and driven from logic devices with similar V<sub>DD</sub>, voltages to the operational amplifier do not require any special consideration. When the operational amplifier is powered from a split supply, with V<sub>S</sub> below ground, an open-collector type of interface with pullup resistor is more appropriate. Pullup resistor values must be lower than 100 k $\Omega$ . Additionally, the drive logic must be negated due to the inverting action of an open-collector gate.

#### 8.3.4 Low-Power Applications and the Effects of Resistor Values on Bandwidth

The OPA836 and OPA2836 devices are designed for the nominal value of  $R_F$  to be 1 k $\Omega$  in gains other than +1. This gives excellent distortion performance, maximum bandwidth, best flatness, and best pulse response, but it also loads the amplifier. For example; in gain of 2 with  $R_F = R_G = 1 \ k\Omega$ ,  $R_G$  to ground, and  $V_{OUT} = 4 \ V$ , 2 mA of current will flow through the feedback path to ground. In gain of +1,  $R_G$  is open and no current will flow to ground. In low-power applications, it is desirable to reduce the current in the feedback by increasing the gain-setting resistors values. Using larger value gain resistors has two primary side effects (other than lower power) due to their interaction with parasitic circuit capacitance:

- Lowers the bandwidth
- Lowers the phase margin
  - This causes peaking in the frequency response
  - This also causes overshoot and ringing in the pulse response

Figure 8-3 shows the small-signal frequency response on OPA836EVM for noninverting gain of 2 with R<sub>F</sub> and R<sub>G</sub> equal to 1 k $\Omega$ , 10 k $\Omega$ , and 100 k $\Omega$ . The test was done with R<sub>L</sub> = 1 k $\Omega$ . Due to loading effects of R<sub>L</sub>, lower R<sub>L</sub> values may reduce the peaking, but higher values will not have a significant effect.





Figure 8-3. Frequency Response With Various Gain-Setting Resistor Values

As expected, larger value gain resistors cause lower bandwidth and peaking in the response (peaking in the frequency response is synonymous with overshoot and ringing in the pulse response). Adding 1-pF capacitors in parallel with  $R_F$  helps compensate the phase margin and restores flat frequency response. Figure 8-4 shows the test circuit.



Figure 8-4. G = 2 Test Circuit for Various Gain-Setting Resistor Values

### 8.3.5 Driving Capacitive Loads

The OPA836 and OPA2836 devices can drive up to a nominal capacitive load of 2.2 pF on the output with no special consideration. When driving capacitive loads greater than 2.2 pF, TI recommends using a small resister ( $R_0$ ) in series with the output as close to the device as possible. Without  $R_0$ , capacitance on the output interacts with the output impedance of the amplifier causing phase shift in the loop gain of the amplifier that will reduce the phase margin. This will cause peaking in the frequency response and overshoot and ringing in the pulse response. Interaction with other parasitic elements may lead to instability or oscillation. Inserting  $R_0$  will isolate the phase shift from the feedback path and restore the phase margin; however,  $R_0$  can limit the bandwidth slightly.

Figure 8-5 shows the test circuit and Figure 7-43 shows the recommended values of  $R_0$  versus capacitive loads,  $C_L$ . See Figure 7-40 for the frequency response with various values.



Figure 8-5. R<sub>O</sub> versus C<sub>L</sub> Test Circuit



### 8.4 Device Functional Modes

### 8.4.1 Split-Supply Operation (±1.25 V to ±2.75 V)

To facilitate testing with common lab equipment, the OPA836 EVM (see *OPA835DBV, OPA836DBV EVM*, SLOU314) is built to allow for split-supply operation. This configuration eases lab testing because the mid-point between the power rails is ground, and most signal generators, network analyzers, oscilloscopes, spectrum analyzers and other lab equipment have inputs and outputs with a ground reference.

Figure 8-6 shows a simple noninverting configuration analogous to Figure 8-1 with  $\pm 2.5$ -V supply and V<sub>REF</sub> equal to ground. The input and output will swing symmetrically around ground. For ease of use, split supplies are preferred in systems where signals swing around ground.



Figure 8-6. Split-Supply Operation

#### 8.4.2 Single-Supply Operation (2.5 V to 5.5 V)

Often, newer systems use a single power supply to improve efficiency and reduce the cost of the power supply. The OPA836 and OPA2836 devices are designed for use with a single supply with no change in performance compared to a split supply, as long as the input and output are biased within the linear operation of the device.

To change the circuit from split supply to single supply, level shift of all voltages by half the difference between the power supply rails. For example, changing from  $\pm 2.5$ -V split supply to 5-V single supply is shown in Figure 8-7.



Figure 8-7. Single-Supply Concept

A practical circuit will have an amplifier or other circuit providing the bias voltage for the input, and the output of this amplifier stage provides the bias for the next stage.

Figure 8-8 shows a typical noninverting amplifiercircuit. With 5-V single-supply, a mid-supply reference generator is needed to bias the negative side through  $R_G$ . To cancel the voltage offset that would otherwise be caused by the input bias currents,  $R_1$  is selected to be equal to  $R_F$  in parallel with  $R_G$ . For example, if gain of 2 is required and  $R_F = 1 \ k\Omega$ , select  $R_G = 1 \ k\Omega$  to set the gain and  $R_1 = 499 \ \Omega$  for bias-current cancellation. The value for C depends on the reference; TI recommends a value of at least 0.1 µF to limit noise.





Figure 8-8. Noninverting Single Supply With Reference

Figure 8-9 shows a similar noninverting single-supply scenario with the reference generator replaced by the Thevenin equivalent using resistors and the positive supply.  $R_G'$  and  $R_G"$  form a resistor divider from the 5-V supply and are used to bias the negative side with their parallel sum equal to the equivalent  $R_G$  to set the gain. To cancel the voltage offset that would otherwise be caused by the input bias currents,  $R_1$  is selected to be equal to  $R_F$  in parallel with  $R_G'$  in parallel with  $R_G"$  ( $R_1 = R_F \parallel R_G" \parallel R_G"$ ). For example, if gain of 2 is required and  $R_F = 1 \ k\Omega$ , selecting  $R_G' = R_G" = 2 \ k\Omega$  gives equivalent parallel sum of  $1 \ k\Omega$ , sets the gain to 2, and references the input to mid supply (2.5 V).  $R_1$  is then set to 499  $\Omega$  for bias-current cancellation. The resistor divider costs less than the 2.5 V reference in Figure 8-8 but may increase the current from the 5-V supply.



Figure 8-9. Noninverting Single Supply With Resistors

Figure 8-10 shows a typical inverting amplifier situation. With 5-V single supply, a mid-supply reference generator is needed to bias the positive side through R<sub>1</sub>. To cancel the voltage offset that would otherwise be caused by the input bias currents, R<sub>1</sub> is selected to be equal to R<sub>F</sub> in parallel with R<sub>G</sub>. For example if gain of -2 is required and R<sub>F</sub> = 1 k $\Omega$ , select R<sub>G</sub> = 499  $\Omega$  to set the gain and R<sub>1</sub> = 332  $\Omega$  for bias-current cancellation. The value for C is dependent on the reference, but TI recommends a value of at least 0.1 µF to limit noise into the operational amplifier.





Figure 8-10. Inverting Single Supply With Reference

Figure 8-11 shows a similar inverting single-supply scenario with the reference generator replaced by the Thevenin equivalent using resistors and the positive supply.  $R_1$  and  $R_2$  form a resistor divider from the 5-V supply and are used to bias the positive side. To cancel the voltage offset that would otherwise be caused by the input bias currents, set the parallel sum of  $R_1$  and  $R_2$  equal to the parallel sum of  $R_F$  and  $R_G$ . C must be added to limit coupling of noise into the positive input. For example if gain of -2 is required and  $R_F = 1 \ k\Omega$ , select  $R_G = 499 \ \Omega$  to set the gain.  $R_1 = R_2 = 665 \ \Omega$  for mid-supply voltage bias and for operational amplifier input bias-current cancellation. A good value for C is 0.1  $\mu$ F. The resistor divider costs less than the 2.5-V reference in Figure 8-10 but may increase the current from the 5-V supply.



Figure 8-11. Inverting Single Supply With Resistors



## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

#### 9.1.1 Noninverting Amplifier

The OPA836 and OPA2836 devices can be used as noninverting amplifiers with signal input to the noninverting input,  $V_{IN+}$ . A basic block diagram of the circuit is shown in Figure 8-1.

If  $V_{IN} = V_{REF} + V_{SIG}$ , then the output of the amplifier may be calculated according to Equation 1.

$$V_{OUT} = V_{SIG} \left( 1 + \frac{R_F}{R_G} \right) + V_{REF}$$
(1)

 $G = 1 + \frac{R_F}{R_G}$ The signal gain of the circuit is set by output signals are in-phase with the input signals.

The OPA836 and OPA2836 devices are designed for the nominal value of R<sub>F</sub> to be 1 k $\Omega$  in gains other than +1. This gives excellent distortion performance, maximum bandwidth, best flatness, and best pulse response. R<sub>F</sub> = 1 k $\Omega$  must be used as a default unless other design goals require changing to other values. All test circuits used to collect data for this data sheet had R<sub>F</sub> = 1 k $\Omega$  for all gains other than +1. Gain of +1 is a special case where R<sub>F</sub> is shorted and R<sub>G</sub> is left open.

#### 9.1.2 Inverting Amplifier

The OPA836 and OPA2836 devices can be used as inverting amplifiers with signal input to the inverting input,  $V_{IN-}$ , through the gain setting resistor  $R_G$ . A basic block diagram of the circuit is shown in Figure 8-2.

If  $V_{IN} = V_{REF} + V_{SIG}$ , then the output of the amplifier may be calculated according to Equation 2.

$$V_{OUT} = V_{SIG} \left( \frac{-R_F}{R_G} \right) + V_{REF}$$
(2)

The signal gain of the circuit is set by  $G = \frac{-\kappa_F}{R_G}$ , and  $V_{REF}$  provides a reference point around which the input and output signals swing. Output signals are 180° out-of-phase with the input signals. The nominal value of  $R_F$  must be 1 k $\Omega$  for inverting gains.

#### 9.1.3 Instrumentation Amplifier

Figure 9-1 is an instrumentation amplifier that combines the high input impedance of the differential-to-differential amplifier circuit and the common-mode rejection of the differential-to-single-ended amplifier circuit. This circuit is often used in applications where high input impedance is required (such as taps from a differential line) or in cases where the signal source has a high output impedance.

If  $V_{IN+} = V_{CM} + V_{SIG+}$  and  $V_{IN-} = V_{CM} + V_{SIG-}$ , then the output of the amplifier may be calculated according to Equation 3.



(3)

$$V_{OUT} = \left(V_{IN+} - V_{IN-}\right) \times \left(1 + \frac{2R_{F1}}{R_{G1}}\right) \left(\frac{R_{F2}}{R_{G2}}\right) + V_{REF}$$

$$G = \left(1 + \frac{2R_{F1}}{R_{G1}}\right) \left(\frac{R_{F2}}{R_{G2}}\right)$$

The signal gain of the circuit is set by  $( {}^{K_{G2}})$ .  $V_{CM}$  is rejected, and  $V_{REF}$  provides a level shift around which the output signal swings. The single-ended output signal is in-phase with the differential input signal.



Figure 9-1. Instrumentation Amplifier

Integrated solutions are available, but the OPA836 device provides a much lower-power, high-frequency solution. For best CMRR performance, resistors must be matched. A good guideline to follow is CMRR  $\approx$  the resistor tolerance; so, 0.1% tolerance will provide approximately 60-dB CMRR.

### 9.1.4 Attenuators

The noninverting circuit of Figure 8-1 has minimum gain of 1. To implement attenuation, a resistor divider can be placed in series with the positive input, and the amplifier set for gain of 1 by shorting  $V_{OUT}$  to  $V_{IN-}$  and removing  $R_G$ . Because the operational amplifier input is high impedance, the resistor divider sets the attenuation.

The inverting circuit of Figure 8-2 can be used as an attenuator by making  $R_G$  larger than  $R_F$ . The attenuation is the resistor ratio. For example, a 10:1 attenuator can be implemented with  $R_F = 1 \ k\Omega$  and  $R_G = 10 \ k\Omega$ .

### 9.1.5 Single-Ended-to-Differential Amplifier

Figure 9-2 shows an amplifier circuit that is used to convert single-ended signals to differential, and provides gain and level shifting. This circuit can be used for converting signals to differential in applications like line drivers for Cat5 cabling or driving differential-input SAR and  $\Delta\Sigma$  ADCs.

With  $V_{IN} = V_{REF} + V_{SIG}$ , the output of the amplifier may be calculated according to Equation 4.

$$V_{OUT+} = G \times V_{IN} + V_{REF} \text{ and } V_{OUT-} = -G \times V_{IN} + V_{REF} \text{ Where: } G = 1 + \frac{R_F}{R_G}$$
(4)

The differential-signal gain of the circuit is  $2 \times G$ , and  $V_{REF}$  provides a reference around which the output signal swings. The differential output signal is in-phase with the single-ended input signal.





Figure 9-2. Single Ended to Differential Amplifier

Line termination on the output can be accomplished with resistors R<sub>O</sub>. The differential impedance seen from the line will be 2 × R<sub>O</sub>. For example, if 100- $\Omega$  Cat5 cable is used with double termination, the amplifier is typically set for a differential gain of 2 V/V (6 dB) with R<sub>F</sub> = 0  $\Omega$  (short), R<sub>G</sub> = open, 2R = 1 k $\Omega$ , R1 = 0  $\Omega$ , R = 499  $\Omega$  to balance the input bias currents, and R<sub>O</sub> = 49.9  $\Omega$  for output line termination. This configuration is shown in Figure 9-3.

For driving a differential-input ADC the situation is similar, but the output resistors,  $R_0$  are selected with a capacitor across the ADC input for optimum filtering and settling-time performance.



Figure 9-3. Cat5 Line Driver With Gain = 2 V/V (6 dB)

#### 9.1.6 Differential-to-Signal-Ended Amplifier

Figure 9-4 shows a differential amplifier that is used to convert differential signals to single-ended and provides gain (or attenuation) and level shifting. This circuit can be used in applications like a line receiver for converting a differential signal from a Cat5 cable to a single-ended signal.

If  $V_{IN+} = V_{CM} + V_{SIG+}$  and  $V_{IN-} = V_{CM} + V_{SIG-}$ , then the output of the amplifier may be calculated according to Equation 5.

$$V_{OUT} = \left(V_{IN+} - V_{IN-}\right) \times \left(\frac{R_F}{R_G}\right) + V_{REF}$$
(5)

 $G = \frac{r_F}{R_G}$ The signal gain of the circuit is  $G = \frac{r_F}{R_G}$ ,  $V_{CM}$  is rejected, and  $V_{REF}$  provides a level shift around which the output signal swings. The single ended output signal is in-phase with the differential input signal.





Figure 9-4. Differential to Single-Ended Amplifier

Line termination can be accomplished by adding a shunt resistor across the VIN+ and VIN- inputs. The differential impedance is the shunt resistance in parallel with the input impedance of the amplifier circuit, which is usually much higher. For low gain and low line impedance, the resistor value to add is approximately the impedance of the line. For example if 100- $\Omega$  Cat5 cable is used with a gain of 1 amplifier and R<sub>F</sub> = R<sub>G</sub> = 1 k $\Omega$ , adding a 100- $\Omega$  shunt across the input will give a differential impedance of 98  $\Omega$ , which is adequate for most applications.

For best CMRR performance, resistors must be matched. Assuming CMRR ≈ the resistor tolerance, a 0.1% tolerance will provide about 60-dB CMRR.

#### 9.1.7 Differential-to-Differential Amplifier

Figure 9-5 shows a differential amplifier that is used to amplify differential signals. This circuit has high input impedance and is used in differential line driver applications where the signal source is a high-impedance driver (for example, a differential DAC) that must drive a line.

If  $V_{IN\pm} = V_{CM} + V_{SIG\pm}$ , then the output of the amplifier may be calculated according to Equation 6.

$$V_{OUT\pm} = V_{IN\pm} \times \left(1 + \frac{2R_F}{R_G}\right) + V_{CM}$$
(6)

 $G = 1 + \frac{2R_F}{R_G}$ , and V<sub>CM</sub> passes with unity gain. The amplifier in essence combines two noninverting amplifiers into one differential amplifier that shares the R<sub>G</sub> resistor, which makes R<sub>G</sub> effectively half its value when calculating the gain. The output signals are in-phase with the input signals.



Figure 9-5. Differential to Differential Amplifier



#### 9.1.8 Gain Setting With OPA836 RUN Integrated Resistors

The OPA836 RUN package option includes integrated gain-setting resistors for smallest possible footprint on a printed circuit board ( $\approx 2.00 \text{ mm} \times 2.00 \text{ mm}$ ). By adding circuit traces on the PCB, gains of +1, -1, -1.33, +2, +2.33, -3, +4, -4, +5, -5.33, +6.33, -7, +8 and inverting attenuations of -0.1429, -0.1875, -0.25, -0.33, -0.75 can be achieved.

Figure 9-6 shows a simplified view of how the OPA836IRUN integrated gain-setting network is implemented. Table 9-1 lists the required pin connections for various noninverting and inverting gains (reference Figure 8-1 and Figure 8-2). Table 9-2 shows the required pin connections for various attenuations using the inverting-amplifier architecture (reference Figure 8-2). Due to ESD protection devices being used on all pins, the absolute maximum and minimum input-voltage range,  $V_{S-} - 0.7$  V to  $V_{S+} + 0.7$  V, applies to the gain-setting resistors, so attenuation of large input voltages requires external resistors to implement.

The gain-setting resistors are laser trimmed to 1% tolerance with nominal values of 1.6 k $\Omega$ , 1.2 k $\Omega$ , and 400  $\Omega$ . The gain-setting resistors have excellent temperature coefficients, and gain drift is superior to the drift with external gain-setting resistors. The 500- $\Omega$  and 1.5-pF capacitor in parallel with the 1.6-k $\Omega$  gain-setting resistor provide compensation for best stability and pulse response.



#### Figure 9-6. OPA836IRUN Gain-Setting Network

			J -		
NONINVERTING GAIN (Figure 8-1)	INVERTING GAIN (Figure 8-2)	SHORT PINS	SHORT PINS	SHORT PINS	SHORT PINS
1 V/V (0 dB)	_	1 to 9			—
2 V/V (6.02 dB)	-1 V/V (0 dB)	1 to 9	2 to 8	6 to GND	_
2.33 V/V (7.36 dB)	–1.33 V/V (2.5 dB)	1 to 9	2 to 8	7 to GND	—
4 V/V (12.04 dB)	–3 V/V (9.54 dB)	1 to 8	2 to 7	6 to GND	—
5 V/V (13.98 dB)	–4 V/V (12.04 dB)	1 to 9	2 to 7 or 8	7 to 8	6 to GND
6.33 V/V (16.03 dB)	–5.33 V/V (14.54 dB)	1 to 9	2 to 6 or 8	6 to 8	7 to GND
8 V/V (18.06 dB)	–7 V/V (16.90 dB)	1 to 9	2 to 7	6 to GND	

#### Table 9-1. Gain Settings

#### Table 9-2. Attenuator Settings

			0	
INVERTING GAIN (Figure 8-2)	SHORT PINS	SHORT PINS	SHORT PINS	SHORT PINS
–0.75 V/V (–2.5 dB)	1 to 7	2 to 8	9 to GND	_
-0.333 V/V (-9.54 dB)	1 to 6	2 to 7	8 to GND	—
-0.25 V/V (-12.04 dB)	1 to 6	2 to 7 or 8	7 to 8	9 to GND
-0.1875 V/V (-14.54 dB)	1 to 7	2 to 6 or 8	6 to 8	9 to GND
-0.1429 V/V (-16.90 dB)	1 to 6	2 to 7	9 to GND	_



#### 9.1.9 Pulse Application With Single-Supply

For pulsed applications, where the signal is at ground and pulses to a positive or negative voltage, the circuit bias-voltage considerations differ from those in an application with a signal that swings symmetrical about a reference point. Figure 9-7 shows a circuit where the signal is at ground (0 V) and pulses to a positive value.



Figure 9-7. Noninverting Single Supply With Pulse

If the input signal pulses negative from ground, an inverting amplifier is more appropriate as shown in Figure 9-8. A key consideration in noninverting and inverting cases is that the input and output voltages are kept within the limits of the amplifier. Because the  $V_{ICR}$  of the OPA836 device includes the negative supply rail, the OPA836 operational amplifier is well-suited to this application.



Figure 9-8. Inverting Single Supply With Pulse

#### 9.1.10 ADC Driver Performance

The OPA836 device provides excellent performance when driving high-performance delta-sigma ( $\Delta\Sigma$ ) and successive-approximation-register (SAR) ADCs in low-power audio and industrial applications.

To show achievable performance, the OPA836 device is tested as the drive amplifier for the ADS8326. The ADS8326 is a 16-bit, micro power, SAR ADC with pseudodifferential inputs and sample rates up to 250 kSPS. The device offers excellent noise and distortion performance in a small 8-pin SOIC or VSSOP (MSOP) package. Low power and small size make the ADS8326 and OPA836 devices an ideal solution for portable and battery-operated systems, remote data-acquisition modules, simultaneous multichannel systems, and isolated data acquisition.

With the circuit shown in Figure 9-9 to test the performance, Figure 9-10 shows the FFT plot with a 10-kHz input signal. The tabulated AC analysis is in Table 9-3.




Figure 9-9. OPA836 and ADS8326 Test Circuit



Figure 9-10. ADS8326 and OPA836 10-kHz FFT

Table 9-3. AC Analysis

TONE (Hz) SIGNAL (dBFS)		SNR (dBc)	THD (dBc)	SINAD (dBc)	SFDR (dBc)			
	10k	-0.85	83.3	-86.6	81.65	88.9		

### 9.2 Typical Applications

### 9.2.1 Audio Frequency Performance

The OPA836 and OPA2836 devices provide excellent audio performance with low quiescent power. To show performance in the audio band, an audio analyzer from Audio Precision (2700 series) tests THD+N and FFT at 1  $V_{RMS}$  output voltage.

Figure 9-11 shows the circuit used for the audio-frequency performance test.



The 100-pF capacitor to ground on the input helped to decouple noise pick up in the lab and improved noise performance.

#### Figure 9-11. OPA836 Audio Precision Analyzer Test Circuit



#### 9.2.1.1 Design Requirements

Design a low distortion, single-ended input to single-ended output audio amplifier using the OPA836 device. The 2700-series audio analyzer from Audio Precision is used as the signal source and also as the measurement system.

CONFIGURATION	INPUT EXCITATION	PERFORMANCE TARGET	R <sub>Load</sub>						
OPA836 Unity Gain Config.	1 KHz Tone Frequency	>110 dBc SFDR	300 Ω and 100 kΩ						

#### Table 9-4. Design Requirements

### 9.2.1.2 Detailed Design Procedure

The OPA836 device is tested in this application in a unity-gain buffer configuration. A buffer configuration is selected for maximum loop gain of the amplifier circuit. At higher closed-loop gains, the loop gain of the circuit reduces, which increases the harmonic distortion. The relationship between distortion and closed-loop gain at a fixed input frequency is shown in Figure 7-36 in Section 7.9. The test was performed under using resistive loads of 300  $\Omega$  and 100 K $\Omega$ . Figure 7-34 shows the distortion performance of the amplifier versus the resistive load. Output loading, output swing, and closed-loop gain play a key role in determining the distortion performance of the amplifier.

#### Note

The 100-pF capacitor to ground on the input helped to decouple noise pickup in the lab and improved noise performance.

The Audio Precision was configured as a single-ended output in this application circuit. In applications where a differential output is available, the OPA836 device can be configured as a differential-to-single-ended amplifier as shown in Figure 9-4. Power-supply bypassing is critical to reject noise from the power supplies. A 2.2- $\mu$ F supply decoupling capacitor must be placed within 2 inches of the device and can be shared with other operational amplifiers on the same board. A 0.1- $\mu$ F supply decoupling capacitor must be placed within 0.1 inch. For a split supply, a capacitor is required for both supplies. A 0.1- $\mu$ F capacitor placed directly between the supplies is also beneficial for improving system noise performance. If the output load is heavy, such as 16  $\Omega$  to 32  $\Omega$ , performance of the amplifier could begin to degrade. To drive such heavy loads, both channels of the OPA2836 device can be paralleled with their outputs isolated with 1- $\Omega$  resistors to reduce the loading effects.



#### 9.2.1.3 Application Curves

Figure 9-12 shows the THD+N performance with 100-k $\Omega$  and 300- $\Omega$  loads, and with A-weighting and with no weighting. Both loads show similar performance. With no weighting, the THD+N performance is dominated by the noise for both loads. A-weighting provides filtering that improves the noise, revealing the increased distortion with RL = 300  $\Omega$ .

Figure 9-13 and Figure 9-14 show the FFT output with a 1-kHz tone and 100-k $\Omega$  and 300- $\Omega$  loads. To show relative performance of the device versus the test set, one channel has the OPA836 device in-line between the generator output and the analyzer. The other channel is in "Gen Mon" loopback mode, which internally connects the signal generator to the analyzer input. With 100-k $\Omega$  load, Figure 9-13, the curves are indistinguishable from each other except for noise, which means the OPA836 device cannot be directly measured. With 300- $\Omega$  load, as shown in Figure 9-14, the main difference between the curves is that the OPA836 device shows slightly higher even-order harmonics, but the performance of the test set masks the odd-order harmonics.





#### 9.2.2 Active Filters

The OPA836 and OPA2836 devices are good choices for active filters. Figure 9-15 and Figure 9-16 show MFB and Sallen-Key circuits designed using the *WEBENCH*<sup>®</sup> *Filter Designer* to implement second-order low-pass Butterworth filter circuits. Figure 9-17 shows the frequency response.

Other MFB and Sallen-Key filter circuits offer similar performance. The main difference is the MFB is an inverting amplifier in the pass-band and the Sallen-Key is noninverting. The primary advantage for each is the Sallen-Key in unity gain has no resistor gain-error term, and thus no sensitivity to gain error, while the MFB has better attenuation properties beyond the bandwidth of the operational amplifier.



Figure 9-15. MFB 100-kHz Second-Order Low-Pass Butterworth Filter Circuit



Figure 9-16. Sallen-Key 100-kHz Second-Order Low-Pass Butterworth Filter Circuit

### 9.2.2.1 Application Curve



Figure 9-17. MFB and Sallen-Key Second Order Low-Pass Butterworth Filter Response



### **10 Power Supply Recommendations**

The OPAx836 devices are intended to work in a supply range of 2.7 V to 5 V. Supply-voltage tolerances are supported with the specified operating range of 2.5 V (7% on a 2.7-V supply) and 5.5 V (10% on a 5-V supply). Good power-supply bypassing is required. Minimize the distance (< 0.1 inch) from the power-supply pins to high frequency, 0.1- $\mu$ F decoupling capacitors. A larger capacitor (2.2  $\mu$ F is typical) is used along with a high frequency, 0.1- $\mu$ F supply decoupling capacitor at the device supply pins. For single-supply operation, only the positive supply has these capacitors. When a split supply is used, use these capacitors for each supply to ground. If necessary, place the larger capacitors farther from the device and share these capacitors among several devices in the same area of the PCB. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. An optional supply decoupling capacitor across the two power supplies (for bipolar operation) reduces second harmonic distortion.



### 11 Layout

### **11.1 Layout Guidelines**

The *OPA835DBV*, *OPA836DBV EVM* (SLOU314) can be used as a reference when designing the circuit board. TI recommends following the EVM layout of the external components near the amplifier, ground-plane construction, and power routing. General guidelines are listed as follows:

- 1. Signal routing must be direct and as short as possible into and out of the operational amplifier.
- 2. The feedback path must be short and direct avoiding vias if possible especially with G = +1.
- 3. Ground or power planes must be removed from directly under the negative input and output pins of the amplifier.
- 4. TI recommends placing a series output resistor as close to the output pin as possible. See *Series Output Resistor vs Capacitive Load* (Figure 7-17) for recommended values for the expected capacitive load.
- 5. A 2.2-µF power-supply decoupling capacitor must be placed within two inches of the device and can be shared with other operational amplifiers. For spit supply, a capacitor is required for both supplies.
- 6. A 0.1-µF power-supply decoupling capacitor must be placed as close to the power supply pins as possible, preferably within 0.1 inch. For split supply, a capacitor is required for both supplies.
- 7. The PD pin uses TTL logic levels. If the pin is not used, it must be tied to the positive supply to enable the amplifier. If the pin is used, it must be actively driven. A bypass capacitor is not necessary, but is used for robustness in noisy environments.



### 11.2 Layout Example



Dark green areas indicate regions of the PCB where the underlying Ground and Power Planes have been removed in order to minimize parasitic capacitance on the sensitive input and output nodes.

Figure 11-1. Top Layer



C3 and C7 are 0.1-µF bypass capacitors placed directly underneath the device power supply pins.

C5 is a bypass capacitor between the supply pins. Use this when configuring the amplifier with bipolar supplies to improve HD2 performance.

Figure 11-2. Bottom Layer



### 12 Device and Documentation Support

### **12.1 Device Support**

#### 12.1.1 Development Support

WEBENCH® Filter Designer

#### 12.1.2 Related Documentation

For related documentation see the following:

• Texas Instruments, OPA835DBV, OPA836DBV EVM user's guide

### **12.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **12.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### **12.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.5 Glossary

**TI Glossary** This glossary lists and explains terms, acronyms, and definitions.

### 12.6 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. WEBENCH<sup>®</sup> is a registered trademark of Texas Instruments. All trademarks are the property of their respective owners.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



13-Mar-2021

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2836ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2836	Samples
OPA2836IDGS	ACTIVE	VSSOP	DGS	10	80	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2836	Samples
OPA2836IDGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2836	Samples
OPA2836IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2836	Samples
OPA2836IRMCR	ACTIVE	UQFN	RMC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2836	Samples
OPA2836IRMCT	ACTIVE	UQFN	RMC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2836	Samples
OPA2836IRUNR	ACTIVE	QFN	RUN	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2836	Samples
OPA2836IRUNT	ACTIVE	QFN	RUN	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2836	Samples
OPA836IDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	QTL	Samples
OPA836IDBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	QTL	Samples
OPA836IRUNR	ACTIVE	QFN	RUN	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	836	Samples
OPA836IRUNT	ACTIVE	QFN	RUN	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	836	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



# PACKAGE OPTION ADDENDUM

13-Mar-2021

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF OPA2836 :

• Automotive: OPA2836-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2836IDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2836IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2836IRMCR	UQFN	RMC	10	3000	180.0	9.5	2.3	2.3	1.1	2.0	8.0	Q2
OPA2836IRMCT	UQFN	RMC	10	250	180.0	9.5	2.3	2.3	1.1	2.0	8.0	Q2
OPA2836IRUNR	QFN	RUN	10	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
OPA2836IRUNT	QFN	RUN	10	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
OPA836IDBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
OPA836IDBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
OPA836IRUNR	QFN	RUN	10	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
OPA836IRUNT	QFN	RUN	10	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2



www.ti.com

## PACKAGE MATERIALS INFORMATION

23-Jul-2021



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2836IDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
OPA2836IDR	SOIC	D	8	2500	340.5	336.1	25.0
OPA2836IRMCR	UQFN	RMC	10	3000	205.0	200.0	30.0
OPA2836IRMCT	UQFN	RMC	10	250	205.0	200.0	30.0
OPA2836IRUNR	QFN	RUN	10	3000	210.0	185.0	35.0
OPA2836IRUNT	QFN	RUN	10	250	210.0	185.0	35.0
OPA836IDBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
OPA836IDBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
OPA836IRUNR	QFN	RUN	10	3000	210.0	185.0	35.0
OPA836IRUNT	QFN	RUN	10	250	210.0	185.0	35.0

## **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.





NOTES: A. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only.

- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



# **DGS0010A**



## **PACKAGE OUTLINE**

### VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



# DGS0010A

# **EXAMPLE BOARD LAYOUT**

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DGS0010A

# **EXAMPLE STENCIL DESIGN**

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## **RUN 10**

2 X 2, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **RUN0010A**



# **PACKAGE OUTLINE**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.



## **RUN0010A**

# **EXAMPLE BOARD LAYOUT**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



## **RUN0010A**

# **EXAMPLE STENCIL DESIGN**

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# D0008A



## **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## D0008A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



# **DBV0006A**



## **PACKAGE OUTLINE**

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



## **DBV0006A**

# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## **DBV0006A**

# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated