

PRODUCT/PROCESS CHANGE NOTIFICATION

PCN IPG-IPC/14/8789 Dated 21 Nov 2014

VIPER16: Metal mask change

Table 1. Change Implementation Schedule

Forecasted implementation date for change	15-Feb-2015
Forecasted availability date of samples for customer	20-Dec-2014
Forecasted date for STMicroelectronics change Qualification Plan results availability	14-Nov-2014
Estimated date of changed product first shipment	15-Mar-2015

Table 2. Change Identification

Product Identification (Product Family/Commercial Product)	See attached
Type of change	Product design change
Reason for change	To improve the device application performance
Description of the change	We have modified the enable logic port of the circuitry error amplifier in order to improve the ESD up to 8 kV and we have increased the UVLO value in order to enhance the performances during the repetitive test for turn-on and turn-off.
Change Product Identification	By a new Finished Goods code
Manufacturing Location(s)	

47/.

	Tab	le 3.	List	of	Attac	hments
--	-----	-------	------	----	-------	--------

Customer Part numbers list	
Qualification Plan results	

PCN IPG-IPC/14/8789
Dated 21 Nov 2014
Name:
Title:
Company:
Date:
Signature:

47/.

DOCUMENT APPROVAL

Name	Function
Mercadante, Giacomo	Marketing Manager
Sandrini, Francesca Marta	Product Manager
Moretti, Paolo	Q.A. Manager

A7/.

ATTACHMENT TO PCN IPD-IPC/14/8789

WHAT:

A metal mask modification has been introduced on the controller UP40, belonging to the MV61 line of the VIPER16 products listed below.

We have modified the enable logic port of the circuitry error amplifier in order to improve the ESD up to 8 kV and we have increased the UVLO value in order to enhance the performances during the repetitive test for turn-on and turn-off.

WHY:

The change has been made in order to improve the device application performance.

HOW:

Please see the attached Reliability Report.


The new version of the VIPER16 will be identified by a new internal part number (Finished Goods), as follows:

Commercial Product	Package	New Finished Goods
VIPER16HD (tube)		VIPER16HD-13/
VIPER16HDTR (Tape & Reel)		VIPER16HDTR-13/
	SO 16	
VIPER16LD (tube)		VIPER16LD-13/
VIPER16LDTR (Tape & Reel)		VIPER16LDTR-13/
VIPER16LN (tube)		VIPER16LN-39/
	PDIP 7	
VIPER16HN (tube)		VIPER16HN-25/

WHEN:

The production of the new products is planned to start middle of February 2015, depending on the material availability and customers' volumes. Phase-out and phase-in will be done accordingly.

Samples of the new version will be available from Dec 20th onwards.





Reliability Report

General Information

MV61BE6 **Product Line**

(VL8Q6WT+UP40BE5)

Product Description High Voltage Converter

Product division I&PC

Package PDIP7/SO16N

BCD6 (UP40)

Silicon process technology SUPERMESH (VL8Q) Locations

AMJ9 (VL8Q6WT) + Wafer fab location

CTM8 (UP40BE5)

ST-LONGGANG(CHINA) **Assembly plant location**

& UTAC THAI

Reliability assessment **Pass**

DOCUMENT HISTORY

Version	Date	Pages	Author	Comment
1.0	17-Jul-12	7	G. D'Angelo	Original document

Issued by Approved by

Alceo Paratore Gianfranco D'Angelo

Version 1.0 Page 1/7



Table of Contents

1	AP	PLICABLE AND REFERENCE DOCUMENTS	. 3
2	RE	ELIABILITY EVALUATION overview	. 4
2	2.1	Objectives	4
2	2.2	Conclusion	4
2	2.3	Traceability	5
3	Te	sts results summary	. 6
3	3.1	Test plan and results summary	6
4	Te.	sts Description & detailed results	. 7
4	4.1	Die oriented tests	7
	4.1.	1 High Temperature Reverse Bias	7



1 APPLICABLE AND REFERENCE DOCUMENTS

Document reference Short description

AEC-Q100 : Stress test qualification for integrated circuits 8161393A : General Specification For Product Development

Version 1.0 Page 3/7



2 RELIABILITY EVALUATION OVERVIEW

2.1 Objectives

This report contains the reliability evaluation of MV61BE6 (VL8Q6WT+UP40BE5) device diffused in ANG MO KIO AMJ9 (VL8Q6WT) + CTM8 (UP40BE5) and assembled in PDIP7/SO16N in ST-LONGGANG(CHINA) & UTAC THAI.

Considering that UP40BE5 controller is a metal option of UP409BC5 controller, included in the already qualified MV61BCA (see Report RR004011CS2047) only a reduced set of trials has to be performed

According to Reliability Qualification Plan, below is the list of the trials performed:

Die Oriented Tests

High Temperature Reverse Bias

2.2 Conclusion

Taking in account the results of the trials performed the MV61BE6 (VL8Q6WT+UP40BE5) diffused in ANG MO KIO AMJ9 (VL8Q6WT) + CTM8 (UP40BE5) and assembled in PDIP7 & SO16N in ST-LONGGANG(CHINA) & UTAC THAI can be qualified from reliability viewpoint.

Version 1.0 Page 4/7



$2.3\,\underline{\textbf{Traceability}}$

Wafer fab information UP40		
Wafer fab manufacturing location	CATANIA	
Wafer diameter	8 inches	
Wafer thickness	375µm	
Silicon process technology	BCD6 3M	
Die finishing back side	RAW SILICON	
Die size	1320x1112μm	
Bond pad metallization layers	AlCu	
Passivation	USG - SiN - PIX	
Metal levels	3	

Wafer fab information VL8Q		
Wafer fab manufacturing location	AMJ9	
Wafer diameter	6 inches	
Wafer thickness	280µm	
Silicon process technology	SUPERMESH	
Die finishing back side	Ti-Ni-Au	
Die size	2650x1290μm	
Bond pad metallization layers	AlSi	
Passivation	SiN	
Metal levels	1	

Assembly Information		
Assembly plant location	ST-LONGGANG -CHINA	
Package description	PDIP 7	
Molding compound	Hysol GR360A-ST	
Wires bonding materials/diameters	Au/1mil	
Die attach material	Ablestik 8390S	

Assembly Information				
Assembly plant location	UTAC Thai Limited			
Package description	SO16N			
Die pad size	Dual Die Pads 2.83x3.4mm – 1.8x1.8mm			
Molding compound	Sumitomo G605			
Wires bonding materials/diameters	Au/1mil			
Die attach material	Ablebond 8200T			
Lead solder material	Ni/Pd/Au PPF			

Version 1.0 Page 5/7



3 TESTS RESULTS SUMMARY

3.1 Test plan and results summary

Die Oriented Tests (on PDIP7)									
Test	Method	Conditions	l l	Failure/SS			Nata		
			Lot 1(a)	Lot 2(b)	Lot 3(b)	Duration	Note		
HTRB	High Temperature Reverse Bias								
		Tj=150°C Vdrain=800V, Vdd=22V	0/77	-	-	168h			

Version 1.0 Page 6/7



4 TESTS DESCRIPTION & DETAILED RESULTS

4.1 Die oriented tests

4.1.1 High Temperature Reverse Bias

This test is performed to evaluate die problems related with chip stability, layout structure, surface contamination and oxide faults.

The flow chart is the following:

- Initial testing @ Ta=25°C
- Final Testing @ 168hrs @ Ta=25°C

Version 1.0 Page 7/7

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

RESTRICTIONS OF USE AND CONFIDENTIALITY OBLIGATIONS:

THIS DOCUMENT AND ITS ANNEXES CONTAIN ST PROPRIETARY AND CONFIDENTIAL INFORMATION. THE DISCLOSURE, DISTRIBUTION, PUBLICATION OF WHATSOEVER NATURE OR USE FOR ANY OTHER PURPOSE THAN PROVIDED IN THIS DOCUMENT OF ANY INFORMATION CONTAINED IN THIS DOCUMENT AND ITS ANNEXES IS SUBMITTED TO ST PRIOR EXPRESS AUTHORIZATION. ANY UNAUTHORIZED REVIEW, USE, DISCLOSURE OR DISTRIBUTION OF SUCH INFORMATION IS EXPRESSLY PROHIBITED.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2014 STMicroelectronics - All rights reserved.

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

