

# Low-Noise, Phase-Locked Loop Clock Driver with 10 Clock Outputs

#### **Features**


- Operating Frequency up to 150 MHz
- Low-Noise Phase-Locked Loop Clock Distribution that meets 133 MHz Registered DIMM Synchronous DRAM modules for server/workstation/PC applications
- Allows Clock Input to have Spread Spectrum modulation for EMI reduction
- Low jitter: Cycle-to-Cycle jitter ±75ps max.
- On-chip series damping resistor at clock output drivers for low noise and EMI reduction
- Operates at 3.3V VCC, 0-85°C
- Packages (Pb-free & Green available):
  - Plastic 24-pin TSSOP (L)

#### **Description**


The PI6C2510-133E is a "enhanced," low-skew, low-jitter, phase-locked loop (PLL) clock driver, distributing high-frequency clock signals for SDRAM and server applications. By connecting the feedback FB\_OUT output to the feedback FB\_IN input, the propagation delay from the CLK\_IN input to any clock output will be nearly zero. This zero-delay feature allows the CLK\_IN input clock to be distributed, providing one clock input to one bank of ten outputs, with an output enable.

This clock driver is designed to meet the PC133 SDRAM Registered DIMM specification. For test purposes, the PLL can be bypassed by strapping AVCC to ground.

### **Block Diagram**



#### **Pin Configuration**



### **Functional Table**

Inputs	Outputs		
G	Y[0:9]	FB_OUT	
L	L	CLK_IN	
Н	CLK_IN	CLK_IN	

**09-0006** 1 PS8505B 11/18/09



#### **Pin Functions**

Pin Name	Pin Number	Туре	Description
CLK_IN	24	I	Reference Clock input. CLK_IN allows spread spectrum.
FB_IN	13	Ι	Feedback input. FB_IN provides the feedback signal to the internal PLL.
G	11	I	Output bank enable. When G is LOW, outputs Y[0:9] are disabled to a logic low state.  When G is HIGH, all outputs Y[0:9] are enabled.
FB_OUT	12	О	Feedback output. FB_OUT is dedicated for external feedback. FB_OUT has an embedded series-damping resistor of same value as clock outputs Y[0:9].
Y[0:9]	3, 4, 5, 8, 9, 15, 16, 17, 20, 21	О	Clock outputs. These outputs provide low-skew copies of CLK_IN.  Each output has an embedded series-damping resistor.
AV <sub>CC</sub>	23	Power	Analog power supply. AVcc can be also used to bupass the PLL for test purposes. When AVcc is strapped to ground, PLL is bypassed and CLK_IN bufferef directly to the device outputs.
AGND	1	Ground	Analog ground. AGND provides thr ground referencefor the analog circuitry/
$V_{CC}$	2, 10, 14, 22	Power	Power Supply
GND	6, 7, 18, 19	Ground	Ground

# **DC Specifications** - Absolute maximum ratings over operating free-air temperature range.

Symbol	Parameter	Min.	Max.	Units
$V_{\rm I}$	Input voltage range		$V_{\sim \sim} \pm 0.5$	
$V_{O}$	Output voltage range	$\begin{bmatrix} -0.5 \end{bmatrix}$	$V_{CC} + 0.5$	V
V <sub>I</sub> _DC	DC input voltage	_0.3	+5.0	V
I <sub>O</sub> _DC	DC output current		100	mA
Power	Maximum power dissipation at TA = 59°C in still airr		1.0	W
$T_{STG}$	Storage temperature	-65	160	°C

Note: Stress beyond those listed under "absolute maximum ratings" may cause permanent damage to the device.

Parameter	Test Conditions	VCC	Min	Тур	Max	Units
$I_{CC}$	$V_I = V_{CC}$ or GND; $I_O = 0$	3.6V			10	uA
$C_{\mathrm{I}}$	$V_I = V_{CC}$ or GND	2 2 1		4		nE
$C_{O}$	$V_O = V_{CC}$ or GND	3.3V		6		pF

09-0006 2 PS8505B 11/18/09



#### **Recommended Operating Conditions**

Symbol	Parameter	Min.	Max.	Units
$V_{CC}$	Supply voltage	3.0	3.6	
$V_{\mathrm{IH}}$	High level input voltage	2.0		
$V_{ m IL}$	Low level input voltage		0.8	V
$V_{\rm I}$	Input Voltage	0.0	V <sub>CC</sub>	
T <sub>A</sub>	Operating free-air temperature	0	85	°C

# **Electrical Characteristics** (Over recommended operating free-air temperature range.)

Pull Up/Down Currents of PI6C2510-133E, VCC = 3.0V

Symbol	Parameter	Condition	Min	Max	Units
$I_{CH}$	Pull-up current	$V_{OUT} = 2.4V$		-13.6	
	Pull-up current	$V_{OUT} = 2.0V$		-22	
	Pull-down current	$V_{OUT} = 0.8V$	19		4
I <sub>CIL</sub>	Pull-down current	$V_{OUT} = 0.55V$	13		mA

# **AC Specifications -** Timing requirements over recommended ranges of supply voltage and operating free-air temperature.

Symbol	Parameter	Min	Max	Units
F <sub>CLK</sub>	Input Clock Frequency	25	150	MHz
	Input Clock Duty Cycle	40	60	%
	Stabilization Time after power up		1	ms


# **Switching Characteristics** (Over recommended ranges of supply voltage and operating free-air temperature, CL=30pF.)

Parameter	From			$VCC = 3.3V \pm 0.3V,$ 0-85°C		
			Min.	Typ.	Max.	
tphase error, with and without spread spectrum	CLK_IN↑ at 133MHz	FB_IN↑	-150		+150	
Jitter, cycle-to-cycle, with and without spread spectrum	Any Output or FB_ OUT in CLK <sub>n</sub> at 133 MHz	Output or FB_OUT in CLK <sub>n+1</sub>	-75		+75	ps
Skew, at 133 MHz	Any Y or FB_OUT				150	
Duty Cycle		Any Y or FB OUT	45	50	55	%
tr, rise-time, 0.4V to 2.0V		Ally I OI FB_OUI		1.0		ng
tf, fall-time, 2.0V to 0.4V				1.1		ns

**Note:** These switching parameters are guaranteed, but not production tested.

09-0006 3 PS8505B 11/18/09





#### Note:

• For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php

#### Order Information

Ordering Code	<b>Packaging Code</b>	Packaging Description	Frequency Range
PI6C2510-133EL	L	24-pin plastic TSSOP	25MHz - 150MHz
PI6C2510-133ELEX	L	Pb-Free & Green 24-pin plastic TSSOP	25MHz - 150MHz

#### Notes:

- · Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free and Green
- Adding an X suffix = Tape/Reel

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com

09-0006 4 PS8505B 11/18/09