

## Single-channel isolated gate driver ICs in 150 mil DSO package

#### **Description**

EiceDRIVER™ 1EDBx275F is a family of single-channel isolated gate driver ICs, designed to drive Si, SiC and GaN power switches.

1EDBx275F is available in an 8-pin DSO package with 4 mm input-to-output creepage distance; it provides isolation by means of on-chip coreless transformer (CT) technology.

With tight timing specifications, 1EDBx275F is designed for fast-switching medium-to-high power systems. Excellent common-mode rejection, low part-to-part skew, fast signal propagation and small package size make 1EDBx275F a superior alternative to high-side driving solutions using optocouplers or pulse transformers.

#### **Features**

- Single-channel isolated gate driver
- 45 ns input-to-output propagation delay with excellent accuracy (+6/-4 ns)
- Separate low impedance source and sink outputs
- Fast clamping of parasitics-induced output overshoots under UVLO conditions
- Fast start-up times and fast recovery after supply glitches
- Optimized UVLO levels (4 V, 8 V, 12 V, 15 V) for Si, SiC and GaN transistors
- High common-mode transient immunity (CMTI > 300 V/ns)
- Available in 8-pin 150mil DSO package
- Fully qualified according JEDEC for industrial applications



#### **Isolation and safety certificates**

• UL 1577 with  $V_{ISO} = 3000 V_{RMS}$ 

Table 1 EiceDRIVER™ 1EDBx275F Portfolio

Part number	Peak source / sink current	UVLO ON / OFF	Isolation certification	Package
1EDB7275F		4.2 V / 3.9 V		
1EDB8275F	5 A / 9 A	8.0 V / 7.0 V	UL 1577 $(V_{\rm ISO} = 3000 \ V_{\rm RMS})$	PG-DSO-8
1EDB6275F		12.2 V / 11.5 V		
1EDB9275F		14.9 V / 14.4 V	-	




Figure 1 Typical application

### Single-channel isolated gate driver ICs in 150 mil DSO package



### **Potential Applications**

- Server and Telecom switch-mode power supplies (SMPS)
- EV Off-board chargers
- Low-voltage drives and power tools
- Solar micro inverter, solar optimizer
- Industrial power supplies (SMPS, Residential UPS)

## Single-channel isolated gate driver ICs in 150 mil DSO package



# **Table of Contents**

1	Pin configuration and description	4
2	Functional description	5
2.1	Block diagram	
2.2	Power supply and Undervoltage Lockout (UVLO)	5
2.2.1	Input supply voltage	5
2.2.2	Output supply voltage	6
2.2.3	Input stage	6
2.3	Driver output	6
2.4	Output active clamping	
2.5	CT communication and input to output data transmission	7
3	Electrical characteristics and parameters	8
3.1	Absolute maximum ratings	8
3.2	Thermal characteristics	9
3.3	Operating range	9
3.4	Electrical characteristics	10
3.5	Isolation specifications	14
4	Timing diagrams	16
5	Layout recommendation	19
6	Application notes	20
6.1	Driving 600 V CoolGaN <sup>™</sup>	
6.2	Driving 650 V CoolSiC <sup>™</sup>	21
7	Typical characteristics	22
8	Package outline dimensions	30
8.1	Device numbers and markings	30
8.2	Package PG-DSO-8	30

Pin configuration and description

# 1 Pin configuration and description




Figure 2 Pin configuration (top side view)

Table 2 Pin description

Pin	Symbol	Description
1	VDDI	Input-side supply voltage (3 V to 15 V)
2	IN+	Non-inverting driver input (active high); if IN+ is low or left open, OUT_SNK is low
3	IN-	Inverting driver input (active low); if IN- is high or left open, OUT_SNK is low
4	GNDI	Input-side ground reference
5	VDDO	Output-side supply voltage (up to 20 V)
6	OUT_SRC	Driver output source, low-impedance switch to VDDO
7	OUT_SNK	Driver output sink, low-impedance switch to GNDO
8	GNDO	Output-side ground reference

For package drawing details see **Chapter 8 Package outline dimensions**.

**Functional description** 

## 2 Functional description

### 2.1 Block diagram

A simplified functional block diagram for the EiceDRIVER™ 1EDBx275F is given in Figure 3.




Figure 3 Block diagram

### 2.2 Power supply and Undervoltage Lockout (UVLO)

Due to the isolation between input and output side, two power domains with independent power management are required. Undervoltage Lockout (UVLO) functions for both input and output supplies ensure a defined startup and robust functionality under all operating conditions.

#### 2.2.1 Input supply voltage

The input die is powered via VDDI and supports a wide supply voltage range from 3 V to 15 V. A ceramic bypass capacitor must be placed between VDDI and GNDI in close proximity to the device; a minimum capacitance of 100 nF is recommended.

Power consumption to some extent depends on switching frequency, as the input signal is converted into a train of repetitive current pulses to drive the coreless transformer. Due to the chosen robust encoding scheme the average repetition rate of these pulses and thus the average supply current depends on the switching frequency,  $f_{\rm sw}$ . However, for  $f_{\rm sw}$  < 500 kHz this effect is very small.

The Undervoltage Lockout function for the input supply VDDI ensures that, as long as VDDI is below UVLO (e.g. in startup), no data is transferred to the output side and the gate driver output is held low (Safety Lock-down at startup). When VDDI exceeds the UVLO level, the PWM input signal is transferred to the output side. If the output side is ready (not in UVLO condition), the output reacts according to the logic input.

#### **Functional description**

#### 2.2.2 Output supply voltage

The output die is powered via VDDO (up to 20 V). A ceramic bypass capacitor must be placed between VDDO and GNDO in close proximity to the device. A minimum capacitance of 20 x  $C_{iss}$  (MOSFET input capacitance) is recommended to ensure an acceptable ripple (5% of VDDO) on the supply pin.

The minimum supply voltage is set by the Undervoltage Lockout (UVLO) function. The gate driver output can be switched only, if the output supply voltage (VDDO) exceeds the output-side UVLO. Thus it can be guaranteed that the switch transistor is not operated, if the driving voltage is too low to achieve a complete and fast transition to the "on" state. Low driving voltage in fact could cause the power MOSFET to enter its saturation (ohmic) region with potentially destructive power dissipation; the output UVLO ensures that the switch transistor always stays within its Safe Operating Area (SOA). Versions with 4 V, 8 V, 12 V, 15 V UVLO thresholds for the output supply are currently available; **Table 3** shows the recommended UVLO levels for different Infineon power switch families.

Switch fam	ilv	Switch nart number example	Decom
rable 3	Recommended 11	EDBX275F UVLO levels for typical us	e-cases

Switch family	Switch part number example	Recommended 1EDBx275F		
Logic level OptiMOS <sup>™</sup>	BSC010N04LS6, BSZ070N08LS5,	1EDB7275F (4 V UVLO)		
Normal level OptiMOS <sup>™</sup>	BSC040N10NS5, BSZ084N08NS5,	1EDB8275F (8 V UVLO)		
CoolMOS <sup>TM</sup>	IPP60R099C7, IPB60R600P6,	1EDB8275F (8 V UVLO)		
650 V CoolSiC <sup>™</sup>	IMZA65R027M1H, IMW65R107M1H,	1EDB6275F (12 V UVLO for 15V V <sub>GS</sub> driving)		
050 V C00(5)C	IMZAOSKOZ IMITI, IMWOSKIO IMITI,	1EDB9275F (15 V UVLO for 18V V <sub>GS</sub> driving)		
600 V CoolGaN™	IGOT60R070D1, IGLD60R070D1,	1EDB7275F (4V UVLO)		

#### 2.2.3 Input stage

The logic driver output state is equal to the non-inverted or inverted input signal state at pins IN+ or IN-, respectively. The non-inverting input IN+ is internally pulled down to a logic low voltage and the inverting input is internally pulled up to a logic high voltage. This prevents any switching-on during power-up or in other situations with insufficient supply voltage.

The input is compatible with LV-TTL levels and provide a hysteresis of typically 0.9 V. This hysteresis is independent of the supply voltage  $V_{\text{DDI}}$ .

**Table 4** shows the IN+, IN- driver logic in case of sufficiently high supply voltage. Otherwise the outputs of the driver are determined by the Undervoltage Lockout (UVLO) and Output Active Clamping functionalities as shown in **Table 5**.

Table 4 Logic table in case of sufficient bias power

Inputs		Supplies	Outputs	Note		
IN+	IN-	$V_{\text{DDI}}, V_{\text{DDO}}$	OUT			
Н	L		Н	-		
Х	Н	>UVLO <sub>VDDx,on</sub> (active)	L	The output is disabled via IN- (active low)		
L	х		L	The output is disabled via IN+ (active high)		

#### 2.3 Driver output

The rail-to-rail output stage realized with complementary MOS transistors is able to provide a typical 5.4 A sourcing and 9.8 A sinking peak current for a 15 V supply. The low on-resistance coming together with high driving current is particularly beneficial for fast switching of very large MOSFETs. With a  $R_{\rm on}$  of 0.95  $\Omega$  for the sourcing pMOS and 0.48  $\Omega$  for the sinking nMOS transistor the driver can in most applications be considered as a nearly

#### Single-channel isolated gate driver ICs in 150 mil DSO package

#### **Functional description**

ideal switch. The p-channel sourcing transistor enables real rail-to-rail behavior without suffering from the voltage drop unavoidably associated with nMOS source follower stages.

In case of floating inputs or insufficient supply voltage not exceeding the UVLO thresholds, the driver output is actively clamped to the "low" level (GNDO).

### 2.4 Output active clamping

The Undervoltage Lockout (UVLO) ensures no driver operation for supplies below the UVLO thresholds. However, this is not sufficient to guarantee that the output of the driver is kept low. Transient-induced current on the MOSFETs side may pull-up the output node of the driver and the gate voltage causing an unwanted turn-on of the switch; this is particularly critical in systems using bootstrapping since, during start-up, the supply of the high-side channel is delayed, while the low-side MOSFETs is already switching. In resonant topologies (as LLC), the half-bridge switching node may be pulled up after the turn-off of the low-side switch. When this is turned on again, the dv/dt induced increase of the high-side gate voltage cannot be clamped by the drivers  $R_{\rm DSON,sink}$  if the the boostrap supply is not yet available.

With a fast active clamping circuit in the output stage, EiceDRIVER<sup>TM</sup> 1EDBx275F ensures safe operation in all UVLO situations. This structure allows fast reaction and effective clamping of the output pins (OUT). The exact reaction time depends on the output supply  $(V_{DDO})$  and on the output voltage levels; however, already for very low supply levels (~1 V), the active clamping is able to react in some tens of ns.

Undervoltage Lockout together with the Output Active Clamping ensure that the output is actively held low in case of unsufficient output-side supply voltage.

Table 5 Logic table in case of insufficient supply voltages

Inputs	Sup	Output	
INx	$V_{ extsf{DDI}}$	$V_{ exttt{DDO}}$	OUT
X	> UVLO <sub>VDDI,on</sub>	$1.2 \text{ V} < V_{\text{DDO}} < \text{UVLO}_{\text{VDDO,on}}$	L

### 2.5 CT communication and input to output data transmission

A coreless transformer (CT) based communication module is used for PWM signal transfer between input and output. A proven high-resolution pulse repetition scheme in the transmitter combined with a watchdog timeout at the receiver side enables recovery from communication fails and ensures safe system shutdown in failure cases.

#### Single-channel isolated gate driver ICs in 150 mil DSO package

**Electrical characteristics and parameters** 

## 3 Electrical characteristics and parameters

The absolute maximum ratings are listed in **Table 6**. Stresses beyond these values may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## 3.1 Absolute maximum ratings

Table 6 Absolute maximum ratings

Parameter	Symbol		Values		Unit	Note or Test Condition
		Min.	Тур.	Max.		
Input supply voltage	$V_{\mathrm{DDI}}$	-0.3	_	17	V	-
Output supply voltage	$V_{ m DDO}$	-0.3	_	22	V	-
Voltage at pins IN+, IN-	$V_{IN}$	-0.3	_	17	٧	-
		-5	_	_	٧	transient for 50 ns
Voltage at pin OUT_SRC	V <sub>OUT_SRC</sub>	V <sub>DDO</sub> -24	_	V <sub>DDO</sub> +0.3	V	OUT = low, DC
		V <sub>DDO</sub> -24	_	V <sub>DDO</sub> +2	V	OUT = low, transient for 200 ns
Voltage at pin OUT_SNK	V <sub>OUT_SNK</sub>	-0.3	_	24	V	OUT = high, DC
		-2	_	24	V	OUT = high, transient for 200 ns
Reverse current peak at pin OUT_SRC	I <sub>SRC_rev</sub>	-5	_	-	$A_{\rm pk}$	transient for 500 ns
Reverse current peak at pin OUT_SNK	I <sub>SNK_rev</sub>	-	_	5	$A_{\rm pk}$	transient for 500 ns
Junction temperature	$T_{J}$	-40	_	150	°C	-
Storage temperature	$T_{\rm STG}$	-55	_	150	°C	-
Soldering temperature	$T_{SOL}$	-	_	260	°C	reflow / wave soldering 1)
ESD capability	V <sub>ESD_CDM</sub>	-	-	0.5	kV	Charged Device Model (CDM) 2)
	V <sub>ESD_HBM</sub>	-	-	2	kV	Human Body Model (HBM) <sup>3)</sup>

<sup>1)</sup> according to JESD22A111

<sup>2)</sup> according to ESD-CDM: ANSI/ESDA/JEDEC JS-002

<sup>3)</sup> according to ESD-HBM: ANSI/ ESDA/JEDEC JS-001 (discharging 100 pF capacitor through 1.5 k $\Omega$  resistor)

#### **Electrical characteristics and parameters**

#### 3.2 Thermal characteristics

Table 7 Thermal characteristics at  $T_{\Delta}$  = 25°C

Parameter	Symbol Values			Unit	Note or Test Condition	
		Min.	Тур.	Max.		
Thermal resistance junctionambient 1)	R <sub>thJA25</sub>	-	116	-	K/W	200mW output power
Thermal resistance junction-case (top) <sup>2)</sup>	R <sub>thJC25</sub>	-	54	-	K/W	_
Thermal resistance junction-board <sup>3)</sup>	R <sub>thJB25</sub>	-	45	-	K/W	_
Characterization parameter junction-top <sup>4)</sup>	Ψ <sub>thJT25</sub>	-	9	-	K/W	_
Characterization parameter junction-board <sup>4)</sup>	Ψ <sub>thJB25</sub>	-	36	-	K/W	

<sup>1)</sup> obtained by simulating a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a

#### 3.3 Operating range

Table 8 Operating range

Parameter	Symbol	Values				Note or Test Condition
		Min.	Тур.	Max.		
Input supply voltage	$V_{\mathrm{DDI}}$	3.0	_	15	V	Min. defined by UVLO
Output supply voltage	$V_{ extsf{DDO}}$	4.5	_	20	V	for 1EDB7275F
		8.5	_	20	V	for 1EDB8275F
		12.8	_	20	V	for 1EDB6275F
		15.5	_	20	V	for 1EDB9275F
Logic input voltage at pins IN+, IN-	V <sub>IN</sub>	-0.3	-	15	V	-
Junction temperature	$T_{J}$	-40	_	150	°C	1)
Ambient temperature	$T_{A}$	-40	_	125	°C	-

<sup>1)</sup> continuous operation above 125°C may reduce lifetime

<sup>2)</sup> obtained by simulating a cold plate test on the package top. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88

<sup>3)</sup> obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8

<sup>4)</sup> estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $R_{\text{th}}$ , using a procedure described in JESD51-2a (sections 6 and 7)

### Single-channel isolated gate driver ICs in 150 mil DSO package

#### **Electrical characteristics and parameters**

#### 3.4 Electrical characteristics

Unless otherwise noted the electrical characteristics are given for  $V_{\rm DDI}$  = 3.3 V,  $V_{\rm DDO}$  = 12 V ( $V_{\rm DDO}$  = 18 V for 1EDB6275F, 1EDB9275F) and no load.

Typical values are given at  $T_J$  = 25°C. Min. and max. values are the lower and upper limits valid within the full operating temperature range.

Table 9 Power supply

Davamatav	Symbol		Values		Unit	Note on Tool Condition
Parameter	Symbol	Min.	Тур.	Max.		Note or Test Condition
I <sub>VDDI</sub> quiescent current	I <sub>VDDIq</sub>	-	0.85	1	mA	no switching
I <sub>VDDO</sub> quiescent current	I <sub>VDDOq</sub>	-	0.65	0.85	mA	OUT = low, no switching, V <sub>DDO</sub> = 12 V
		-	0.72	1.0	mA	OUT = low, no switching, $V_{\rm DDO} = 18 \text{ V}$
		-	0.84	1.0	mA	OUT = high, no switching, V <sub>DDO</sub> = 12 V

Table 10 Undervoltage Lockout V<sub>DDI</sub>

Davamatav	Symphol		Values	Unit	Note or	
Parameter	Symbol	Min. Typ.		Max.	Unit	<b>Test Condition</b>
Undervoltage Lockout (UVLO) turn-on threshold V <sub>DDI</sub>	UVLO <sub>VDDI,on</sub>	2.7	2.85	3.0	V	-
Undervoltage Lockout (UVLO) turn-off threshold V <sub>DDI</sub>	UVLO <sub>VDDI,off</sub>	-	2.65	_	V	-
$\overline{\text{UVLO}}$ threshold hysteresis $V_{\text{DDI}}$	UVLO <sub>VDDI, hys</sub>	0.15	0.2	0.25	V	_

Table 11 Undervoltage Lockout V<sub>DDO</sub> for 1EDB7275F (4 V UVLO option)

Parameter	Symbol		Values		Unit	Note or
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note or Test Condition
Undervoltage Lockout (UVLO) turn on threshold V <sub>DDO</sub>	UVLO <sub>VDDO, on</sub>	4.0	4.2	4.4	V	-
Undervoltage Lockout (UVLO) turn off threshold $V_{\rm DDO}$	UVLO <sub>VDDO, off</sub>	1	3.9	-	V	-
UVLO threshold hysteresis V <sub>DDO</sub>	UVLO <sub>VDDO, hys</sub>	0.2	0.3	0.4	V	-

### Single-channel isolated gate driver ICs in 150 mil DSO package

#### **Electrical characteristics and parameters**

Table 12 Undervoltage Lockout VDDO for 1EDB8275F (8 V UVLO option)

Parameter	Symbol		Values		Unit	Note or
rarameter	Symbol	Min.	Тур.	Max.	Oilit	<b>Test Condition</b>
Undervoltage Lockout (UVLO) turn on threshold V <sub>DDO</sub>	UVLO <sub>VDDO, on</sub>	7.6	8.0	8.4	V	-
Undervoltage Lockout (UVLO) turn off threshold V <sub>DDO</sub>	UVLO <sub>VDDO, off</sub>	_	7.0	-	V	-
UVLO threshold hysteresis V <sub>DDO</sub>	UVLO <sub>VDDO, hys</sub>	0.7	1	1.3	V	-

#### Table 13 Undervoltage Lockout VDDO for 1EDB6275F (12 V UVLO option)

Parameter	Symbol		Values		Unit	Note or
Parameter	Syllibot	Min.	Тур.	Max.	Oilit	<b>Test Condition</b>
Undervoltage Lockout (UVLO) turn on threshold V <sub>DDO</sub>	UVLO <sub>VDDO, on</sub>	11.7	12.2	12.7	V	-
Undervoltage Lockout (UVLO) turn off threshold $V_{\rm DDO}$	UVLO <sub>VDDO, off</sub>	_	11.5	_	V	-
UVLO threshold hysteresis V <sub>DDO</sub>	UVLO <sub>VDDO, hys</sub>	0.5	0.7	0.9	V	-

### Table 14 Undervoltage Lockout VDDO for 1EDB9275F (15 V UVLO option)

Parameter	Symbol		Values		Unit	Note or		
Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Condition		
Undervoltage Lockout (UVLO) turn on threshold $V_{\rm DDO}$	UVLO <sub>VDDO, on</sub>	14.4	14.9	15.4	V	-		
Undervoltage Lockout (UVLO) turn off threshold $V_{\rm DDO}$	UVLO <sub>VDDO, off</sub>	_	14.4	_	V	-		
UVLO threshold hysteresis V <sub>DDO</sub>	UVLO <sub>VDDO, hys</sub>	0.3	0.5	0.7	V	-		

### Table 15 Logic inputs IN+, IN-

Davamatav	Cymphol		Values		Unit Note or			
Parameter	Symbol	Min.	Тур.	Max.	Ullit	<b>Test Condition</b>		
Input voltage threshold for transition LH	V <sub>INH</sub>	1.9	2.2	2.5	V	-		
Input voltage threshold for transition HL	$V_{INL}$	1	1.3	1.6	V	-		
Input voltage threshold hysteresis	V <sub>IN_hys</sub>	-	0.9	-	V	-		
High-level input leakage current at pin IN+	I <sub>IN+,H</sub>	_	40	70	μΑ	IN+ tied to VDDI		

### Single-channel isolated gate driver ICs in 150 mil DSO package

#### **Electrical characteristics and parameters**

Table 15 Logic inputs IN+, IN- (cont'd)

Parameter	Symbol		Values		llmit	Note or
	Symbol	Min.	Тур.	Max.	Unit	<b>Test Condition</b>
Low-level input leakage current at pin IN-	I <sub>IN-,L</sub>	-55	-40	-	μΑ	IN- tied to GNDI
Input pull-down resistor	$R_{\rm IN,PD}$	-	75	_	kΩ	-
Input pull-up resistor	R <sub>IN,PU</sub>	-	75	-	kΩ	-

 Table 16
 Static output characteristics

Davameter	Cumhal		Values		llm:4	Note or
Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Condition
High-level (sourcing) output resistance	$R_{\rm on\_SRC}$	0.52	0.95	1.70	Ω	I <sub>SNK</sub> = 50 mA
Peak sourcing output current <sup>1)</sup>	,	-	5	-	А	$V_{\text{DDO}} = 12 \text{ V}, V_{\text{OUT}} = 0 \text{ V};$ see <b>Figure 25</b> , <b>Figure 26</b>
	I <sub>SRC_pk</sub>	-	6	-	А	Test Condition $I_{SNK} = 50 \text{ mA}$ $V_{DDO} = 12 \text{ V}, V_{OUT} = 0 \text{ V};$ see Figure 25,
Low-level (sinking) output resistance	R <sub>on_SNK</sub>	0.31	0.48	0.88	Ω	I <sub>SRC</sub> = 50 mA
Peak sinking output current 1)	1	-	-9	-	А	33.
	I <sub>SNK_pk</sub>	-	-10	-	А	33.

<sup>1)</sup> parameter not subject to production test - verified by design / characterization

**Table 17** Dynamic characteristics

Darameter	Symbol		Values		Unit	Note or
Parameter	Symbol	Min.	Тур.	Max.	Uiiit	<b>Test Condition</b>
IN+ /IN- to output propagation delay	$t_{PDon}, t_{PDoff}$	41	45	51	ns	see <b>Figure 4</b>
Part to part skow	$\Delta t_{PDon,p-p}$	-	-	2	ns	1)
Part-to-part skew	$\Delta t_{PDoff,p-p}$	-	_	2	ns	1)
Pulse width distortion $ t_{PDoff} - t_{PDon} ^{2}$	$t_{PWD}$	-	_	2	ns	see <b>Figure 5</b>
Rise time <sup>3)</sup>	4	-	6.5	12	ns	$V_{\rm DDO}$ = 12 V, $C_{\rm LOAD}$ = 1.8 nF, see <b>Figure 6</b>
	$t_{\sf rise}$	-	8.3	16	ns	$V_{\rm DDO}$ = 18 V, $C_{\rm LOAD}$ = 1.8 nF, see <b>Figure 6</b>

#### Single-channel isolated gate driver ICs in 150 mil DSO package

#### **Electrical characteristics and parameters**

**Table 17 Dynamic characteristics** (cont'd)

Parameter	Complete I		Values		11	Note or	
	Symbol	Min.	Тур.	Max.	Unit	<b>Test Condition</b>	
Fall time <sup>3)</sup>	+	-	4.5	8	ns	$V_{\rm DDO}$ = 12 V, $C_{\rm LOAD}$ = 1.8 nF, see <b>Figure 6</b>	
rail time	$t_{fall}$	-	5	9	ns	$V_{\rm DDO}$ = 18 V, $C_{\rm LOAD}$ = 1.8 nF, see <b>Figure 6</b>	
Minimum input pulse width that changes output state	t <sub>PW</sub>	15	19	23	ns	see <b>Figure 7</b>	
Input-side start-up time 3)	t <sub>START,VDDI</sub>	_	3	-	μs	see Figure 8	
Input-side deactivation time 3)	t <sub>STOP,VDDI</sub>	_	300	_	ns	see Figure 8	
Output-side start-up time 3)	t <sub>START,VDDO</sub>	_	5	-	μs	see Figure 9	
Output-side deactivation time 3)	t <sub>STOP,VDDO</sub>	_	125	-	ns	see <b>Figure 9</b>	
Activation time of output clamping in UVLO condition 3)	t <sub>CLAMP,OUT</sub>	_	20	_	ns	see <b>Figure 10</b>	

<sup>1)</sup> The parameter gives the difference in propagation delay between different samples switching in the same direction under same conditions, including same ambient temperature

Table 18 Common Mode Transient Immunity (CMTI)

Parameter	Symbol	Values			Unit	Note or Test Condition	
Parameter	Symbol	Min.	Тур.	Max.	Ullit	Note of Test Condition	
Static Common Mode	CM <sub>Static,H</sub>	300	-	-	V/ns	$V_{\rm CM}$ = 1500 V; IN- tied to GNDI, IN+ tied to $V_{\rm DDI}$ (logic high inputs)	
Transient Immunity 1) 2)	CM <sub>Static,L</sub>	300	-	-	V/ns	V <sub>CM</sub> = 1500 V; IN- tied to GNDI, IN+ tied to GNDI (logic low inputs)	
Dynamic Common Mode Transient Immunity <sup>1) 3)</sup>	CM <sub>Dynamic</sub>	300	ı	-	V/ns	V <sub>CM</sub> = 1500 V; IN- tied to GNDI, dynamic IN+ (10 MHz square wave)	

<sup>1)</sup> minimum slew rate of a common mode voltage that is able to cause a wrong output signal

<sup>2)</sup> The parameter gives the maximum difference between on and off propagation delay shown from the same sample over the operating temperature range

<sup>3)</sup> parameter not subject to production test - verified by design / characterization

<sup>2)</sup> verified by characterization according to VDE0884-11 standard definitions and test-methods

<sup>3)</sup> verified by characterization with ground reference for the common mode pulse generator connected to the coupler input-side ground to reflect real applications requirements

#### Single-channel isolated gate driver ICs in 150 mil DSO package

#### **Electrical characteristics and parameters**

#### 3.5 Isolation specifications

This coupler is suitable for rated insulation only within the given safety limiting values. Compliance with the safety limiting values shall be ensured by means of suitable protective circuits.

 Table 19
 Input-to-output isolation specifications

	Parameter	Symbol	Value	Unit	Note or Test Condition
	Nominal input-to-output clearance 1)	CLR	4.0	mm	Shortest distance in air between any input pin and any output pin
	Nominal input-to-output creepage 1)	CRP	4.0	mm	Shortest distance over package surface between any input pin and any output pin
	Comparative tracking index	СТІ	> 400 < 600	V	According to DIN EN 60112 (VDE 0303-11)
	Material group	_	II	_	According to IEC 60112
	Pollution degree	-	2	-	According to IEC 60664-1
	Overvoltage category per	_	I-IV	_	Rated mains voltage ≤ 150 V <sub>RMS</sub>
	IEC 60664-1	_	1-111	_	Rated mains voltage ≤ 300 V <sub>RMS</sub>
		-	1-11	_	Rated mains voltage ≤ 600 V <sub>RMS</sub>
	Climatic category	-	40/125 /21	_	-
UL1577 <sup>2)</sup>	Input-to-output isolation voltage	V <sub>ISO</sub>	3000	$V_{RMS}$	$V_{\text{TEST}} = V_{\text{ISO}}$ for $t = 60$ s (qualification); $V_{\text{TEST}} = 1.2 \times V_{\text{ISO}}$ for $t = 1$ s (100% productive tests)
	Maximum rated transient isolation voltage	V <sub>IOTM</sub>	4242	$V_{ m pk}$	$V_{\text{TEST}} = 1.2 \text{ x } V_{\text{IOTM}} \text{ for } t_{\text{ini}} = 1 \text{ s}$
VDE0884-11 3)	Apparent charge	$q_{ ext{PD}}$	< 5	pC	Method b1 $V_{PD(ini)} = 1.2 \times V_{IOTM}$ for $t_{ini} = 1 \text{ s}$ $V_{PD(m)} = 2065 \text{ V for } t_{m} = 1 \text{ s}$
	Maximum surge isolation voltage <sup>4)</sup>	V <sub>IOSM</sub>	6000	$V_{\rm pk}$	$V_{\text{IOSM\_TEST}} = 1.3 \text{ x } V_{\text{IOSM}}$
	Isolation resistance input-	$R_{10}$	10 <sup>12</sup>	Ω	$V_{10} = 500 V_{dc}$ for $t = 60 \text{ s}$ , $T_A = 25 \text{ °C}$
	to-output <sup>5) 6)</sup>	<b>,</b> ,10	10 <sup>11</sup>	Ω	$V_{10} = 500 V_{dc}$ for $t = 60 \text{ s}$ , $T_A = 125 \text{ °C}$
			10 <sup>9</sup>	Ω	$V_{1O} = 500 V_{dc}$ for $t = 60 \text{ s}$ , $T_A = T_S = 150 \text{ °C}$
	Capacitance input-to- output <sup>5)</sup>	C <sub>IO</sub>	1	pF	f = 1 MHz

<sup>1)</sup> Creepage and clearance requirements depend on the application and related end-equipment isolation standard. Care should be taken to keep the required creepage and clearance value on printed-circuit-board level

<sup>2)</sup> see certificate number E509502

<sup>3)</sup> parameters are tested according to VDE0884-11 specifications but no safety certification is planned

<sup>4)</sup> the surge test is performed in insulation oil to determine the intrinsic surge immunity of the insulation barrier

<sup>5)</sup> The parameters apply to the product converted in a two terminals device with all terminals on side 1 connected together and all terminals on side 2 connected together

<sup>6)</sup> parameter verified by characterization on a limited amount of samples previously stressed with a dielectric strength test  $(V_{ISO})$ 

## Single-channel isolated gate driver ICs in 150 mil DSO package

### **Electrical characteristics and parameters**

## Table 20 Safety limiting values

Parameter	Symbol	Value	Unit	Note or Test Condition
Maximum input power dissipation	$P_{S_{L}I}$	40	mW	$T_A = 25 \text{ C}, T_J = 150 ^{\circ}\text{C}$
Maximum output power dissipation	P <sub>S_O</sub>	1380	mW	
Maximum ambient safety temperature	Ts	150	°C	$T_S = T_{J,max}$

**Timing diagrams** 

## 4 Timing diagrams

Figure 4 illustrates the input-to-output propagation delays as observed at the capacitively loaded output.




Figure 4 Input-to-output propagation delays (inverting and non-inverting case)

**Figure 5** illustrates the pulse width distortion. It depicts the duty cycle distortion of the signal observed at the driver output due to the mismatch between on and off propagation delay.




Figure 5 Pulse width distortion (unloaded output)

Figure 6 illustrates the rise and fall time as observed at the capacitively loaded output.




Figure 6 Rise and fall times

#### Single-channel isolated gate driver ICs in 150 mil DSO package

#### **Timing diagrams**

**Figure 7** illustrates the behavior of the deglitch filter that suppresses input pulses with duration shorter than  $t_{PWmin}$ .




Figure 7 Minimum pulse that changes the output state

**Figure 8** illustrates the input supply UVLO behavior. It depicts the reaction time to UVLO events when  $V_{\rm DDI}$  crosses the UVLO thresholds during rising or falling transitions (power-up, power-down, supply noise).




Figure 8  $V_{DDI}$  UVLO behavior, start-up and deactivation time (unloaded output)

**Figure 9** illustrates the output supply UVLO behavior. It depicts the reaction time to UVLO events when  $V_{DDO}$  crosses the UVLO thresholds during rising or falling transitions (power-up, power-down, supply noise).




Figure 9  $V_{\rm DDO}$  UVLO behavior, start-up and deactivation time (unloaded output)

### Single-channel isolated gate driver ICs in 150 mil DSO package

#### **Timing diagrams**

**Figure 10** illustrates  $t_{\text{CLAMP,OUT}}$ , the time required to clamp potential output induced overshoots in UVLO condition ( $V_{\text{DDO}} < \text{UVLO}_{\text{VDDO,on}}$ ).




Figure 10 Activation time of output clamping in UVLO conditions (unloaded output)

**Layout recommendation** 

### 5 Layout recommendation

For any fast-switching power system the PCB layout is crucial to achieve optimum performance. Among the many existing rules, recommendations, guidelines, tips and tricks, the ones of highest importance are listed as follow.

- Use low-ESR decoupling capacitances (C<sub>VDDI</sub>, C<sub>VDDO</sub>) and place them as close as possible to the driver to support high peak currents during switching and to ensure stable supply voltages for the driver. The use of PCB planes at ground potential is also recommended to further reduce the inductance to ground.
- Minimize the gate loop inductance by placing the driver as close as possible to the driven transistor and by ensuring that the gate traces are always placed on top of a PCB plane at ground (GNDO) potential. Minimizing the power loop inductance is the key measure to limit voltage overshoots and enable fast switching.
- In case of boostrapping, minimize the boostrap loop inductance to ensure reliable operation and fast bootstrap charge. The boostrap capacitor is, in fact, charged every cycle through the bootstrap diode and the turned-on low-side transistor and the loop is subject to potential high peak charging currents. When this is not possible, use a split bootstrap capacitor with one part placed in some distance of the driver to avoid induced noise; if big enough, this acts as a stable supply for the high-side driver decoupling capacitance (placed close to the driver).
- Pay attention to keep any source of noise (like half-bridge high-current switching traces) away from the driver to avoid any coupling capacitance.
- According to the application requirements, pay attention to keep the needed input-to-output clearance and
  creepage on PCB level. To fully benefits from the isolation capabilities of the driver, any trace or plane below
  the device must be strictly avoided.
- Connect the driver ground pin to proper PCB planes to reduce the junction-to-board resistance and support the spread of heat outside the driver

A layout recommendation for EiceDRIVER™ 1EDBx275F is given in Figure 11.




Figure 11 Layout recommendation

**Application notes** 

## 6 Application notes

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

Due to the input-to-output isolation, EiceDRIVER™ 1EDBx275F is best suited for use as high-side driver. In particular, the combination with **EiceDRIVER™ 1EDNx550B** (single-channel gate driver with true differential inputs), is best suited for half-bridge driving due to perfect matching in timing performances and output capability.

By making use of the drivers inverting and non-inverting inputs, shoot-through protection can be implemented as depicted in **Figure 12**; any undesired overlap of low-side and high-side PWM signals is not propagated at the transistors input.

This solution is preferable compared to dual-channel gate drivers in case of high-power or high-frequency designs; here minimizing the gate loop may become a critical requirement that can be more easily fulfilled by using single-channel solutions.




Figure 12 Typical application circuit for half-bridge driving

The high CMTI of 300 V/ns, in conjunction with the ability to drive 4-pin Kelvin source transistors, makes the combination 1EDBx275F, 1EDNx550B ideal to drive GaN and SiC power switches.

## 6.1 Driving 600 V CoolGaN<sup>™</sup>

**Figure 13** depicts a 1EDB7275F typical use case driving Infineon´s 600V GaN power switches (CoolGaN<sup>TM</sup>). The example shows a soft-switching topology; here, due to acceptable switching speed, unipolar driving is possible without risk of false triggering of the devices due to switching induced overshoots.

Details of component dimensioning can be found in the **EiceDRIVER™ 1EDi-GaN** product family datasheet.

#### **Application notes**




Figure 13 Typical application circuit for 600 V CoolGaN<sup>™</sup> driving

## 6.2 Driving 650 V CoolSiC<sup>TM</sup>

Figure 14 depicts a typical use case for Infineon's 650 V SiC MOSFETs (CoolSiC<sup>TM</sup>) in a so-called "totem-pole" PFC. It consists of a  $48m\Omega$  SiC half-bridge driven by 1EDB9275F and 1EDN9550B EiceDRIVER<sup>TM</sup>; the diode functions indicated in the power path are usually realized with low-R<sub>DS(on)</sub> MOSFETs operating as synchronous rectifiers. 3.3 kW of power can be handled at very high efficiency (above 99%).

Considering a typical 18 V gate-to-source voltage driving, EiceDRIVER<sup>TM</sup> 1EDB9275F and 1EDN9550B offer an output UVLO level fitting for 650 V CoolSiC<sup>TM</sup>. With a typical UVLO<sub>VDDO,off</sub> of 14.4 V, those drivers ensure that even in an unsupplied case the transistor (e.g. IMZA65R048M1H in a 3.3 kW totem-pole PFC) stays within the Safe Operating Area (SOA) with acceptable power dissipation.

In **Figure 14** a Schottky diode at the CoolSiC<sup>TM</sup> gate is recommended to clamp switching induced undershoots on the gate terminal which may cause a potential drift in the gate threshold voltage  $V_{\rm es,th}$  over lifetime.




Figure 14 Typical application circuit for 650 V CoolSiC<sup>™</sup> driving

## 7 Typical characteristics

 $V_{\rm DDI}$  = 3.3 V,  $V_{\rm DDO}$  = 12 V,  $T_{\rm A}$  = 25°C,  $f_{\rm sw}$ = 1MHz, no load unless otherwise noted.




Figure 15 Input-side supply current  $I_{VDDI}$  (quiescient and switching current) with temperature




Figure 16 Input-side supply current  $I_{VDDI}$  (quiescient and switching current) with  $V_{DDI}$ 




Figure 17 Output-side supply current  $I_{VDDOq}$  (quiescent current) with temperature




Figure 18 Output-side supply current  $I_{VDDOq}$  (quiescient current) with  $V_{DDO}$ 




Figure 19 Output-side supply current I<sub>VDDO</sub> (switching current without load) with temperature




Figure 20 Output-side supply current I<sub>VDDO</sub> (switching current with load) with temperature




Figure 21 Logic input thresholds and  $V_{\rm DDI}$  UVLO thresholds with temperature







Figure 22  $V_{\rm DDO}$  UVLO thresholds (4 V, 8 V options) with temperature



 $V_{\rm DDO}$  UVLO thresholds (12 V, 15 V options) with temperature Figure 23



Output resistance and propagation delay with temperature Figure 24



Source and sink current with output voltage Figure 25





Figure 26 Peak source and sink current with supply voltage



Peak source and sink current with temperature Figure 27




Figure 28 Rise and fall times with capacitive load

### Single-channel isolated gate driver ICs in 150 mil DSO package




Figure 29 Rise and fall times with temperature

Package outline dimensions


## 8 Package outline dimensions

### 8.1 Device numbers and markings

Table 21 Device numbers and markings

Part number	Orderable part number (OPN)	Device marking
1EDB6275F	1EDB6275FXUMA1	1B6275A
1EDB7275F	1EDB7275FXUMA1	1B7275A
1EDB8275F	1EDB8275FXUMA1	1B8275A
1EDB9275F	1EDB9275FXUMA1	1B9275A

### 8.2 Package PG-DSO-8



- 1) Does not include plastic or metal protrusion
- 2) Does not include dambar protrusion of 0.127 max. in excess of the lead width dimension

PG-DSO-8-41, -42, -51, -53, -58-PO V06

Figure 30 PG-DSO-8 outline<sup>1)</sup>

<sup>1)</sup> Dimensions in mm

#### **Package outline dimensions**




Figure 31 PG-DSO-8 footprint




Figure 32 PG-DSO-8 packaging

#### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pbfree finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

#### **Further information on packages**

https://www.infineon.com/packages

# **Revision history**

Page or Item	Subjects (major changes since previous revision)	
Rev. 2.2, 2021-11-04		
Front page	Editorial updates	
Table 16	Output current values are rounded	
Figure 8	Fixed typo (OUT does not follow V <sub>DDI</sub> shape)	
Figure 11	Fixed typo (OUT_SRC and OUT_SNK flipped)	
Figure 14	Updated typical application circuit for 650 V CoolSiC <sup>™</sup> updated with the new 1EDN9550B EiceDRIVER <sup>™</sup> to drive the low-side MOSFET	
Figure 15	Added new $V_{DDI}$ data points for typical input-side quiescient current $I_{VDDIq}$ vs temperature	
Figure 16	Added typical input-side current I <sub>VDDI</sub> vs. V <sub>DDI</sub>	
Figure 17	Added new $V_{DDO}$ data points for typical output-side quiescient current $I_{VDDOc}$ vs. temperature	
Figure 18	Added typical output-side quiescient current I <sub>VDOq</sub> vs. V <sub>DDO</sub>	
Rev. 2.2, 2021-11-08		
Whole document	Removed "UL1577 certification pending" because certification has been issued	
Table 1, Table 3, Table 21	Added 1EDB6275F 12 V UVLO variant	
Table 1, Table 21	Modified UVLO values for 1EDB9275F	
Table 7	Fixed typo in R <sub>thJB25</sub>	
Table 17	Increased propagation delay max (49ns → 51ns)	
Table 19	Added pollution degree, climatic category and emulated VDE0884-11 parameters	
Table 20	Added safety limiting values table	
Table 23	Updated VDDO UVLO vs. temperature graph for 1EDB9275F, added graph for 1EDB6275F	
Rev. 2.0, 2020-04-08		
	Final datasheet created	

#### **Trademarks of Infineon Technologies AG**

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2021-11-08 Published by Infineon Technologies AG 81726 Munich, Germany

© 2021 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference EiceDRIVER™ 1EDBx275F

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.