

Revision History 256K X 16 BIT LOW POWER CMOS SRAM With Error-Correcting Code (ECC)

Revision	Details	Date
Rev 1.0	Initial Release	June. 2022

Confidential -1 / 15- Rev.1.0 June 2022



FEATURES

■ Fast access time : 45ns
■ Low power consumption:
Operating current : 12mA (TYP.)
Standby current : 2.5µA (TYP.)

■ Single 2.7V ~ 3.6V power supply
 ■ ECC: 1-bit error correction per byte
 ■ All inputs and outputs TTL compatible

Fully static operationTri-state output

■ Data byte control : LB# (DQ0 ~ DQ7)

UB# (DQ8 ~ DQ15)

 Data retention voltage: 1.5V (MIN.)
 Package: 48-ball 6mm*8mm TFBGA 44-pin 400mil TSOP II

GENERAL DESCRIPTION

The AS6CE4016B is a 4,194,304-bit low power CMOS static random access memory organized as 262,144 words by 16 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The AS6CE4016B embeds error-correcting code (ECC) which can correct single-bit error per byte. It is well designed for low power application, and particularly well suited for battery back-up nonvolatile memory application.

The AS6CE4016B operates from a single power supply of $2.7V \sim 3.6V$ and all inputs and outputs are fully TTL compatible


PRODUCT FAMILY

Product	Operating	V Panga	Spood	Power Dissipation			
Family	Temperature	V _{cc} Range	Speed	Standby(I _{SB1} ,TYP.)	Operating(I _{CC} ,TYP.)		
AS6CE4016B -40 ~ 85℃		2.7 ~ 3.6V	45ns	2.5µA	12mA		

Confidential -2 / 15- Rev.1.0 June 2022



FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION


SYMBOL	DESCRIPTION
A0 - A17	Address Inputs
DQ0 – DQ15	Data Inputs/Outputs
CE#	Chip Enable Input
WE#	Write Enable Input
OE#	Output Enable Input
LB#	Lower Byte Control
UB#	Upper Byte Control
V _{CC}	Power Supply
V_{SS}	Ground




PIN CONFIGURATION

				1
A4	1		44	A5
A3	2		43	A6
A2	3		42	A7
A1	4		41	OE#
A0	5		40	UB#
CE#	6	\succ	39	LB#
DQ0	7		38	DQ15
DQ1	8	'	37	DQ14
DQ2	9	>	36	DQ13
DQ3	10	\times $\overset{\leftarrow}{\omega}$	35	DQ12
Vcc	11	×ő	34	Vss
Vss	12	X 0	33	Vcc
DQ4	13	\Diamond $\bar{\square}$	32	DQ11
DQ5	14	₹	31	DQ10
DQ6	15	$\delta =$	30	DQ9
DQ7	16	X	29	DQ8
WE#	17	ω	28	NC
A17	18		27	A8
A16	19		26	A9
A15	20		25	A10
A14	21		24	A11
A13	22		23	A12
				1

TSOP II





Confidential -4 / 15- Rev.1.0 June 2022



ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on V_{CC} relative to V_{SS}	V_{T1}	-0.5 to 4.6	V
Voltage on any other pin relative to V _{SS}	V_{T2}	-0.5 to V _{CC} +0.5	V
Operating Temperature	T _A	-40 to 85	$^{\circ}\!$
Storage Temperature	T _{STG}	-65 to 150	$^{\circ}\! \mathbb{C}$
Power Dissipation	P _D	1	W
DC Output Current	I _{OUT}	50	mA

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

MODE	CE# OE#		WE#	WE# LB#		I/O OPE	RATION	SUPPLY CURRENT	
WIODL	CL#	OL#	WVL#	LU#	UB#	DQ0-DQ7	DQ8-DQ15	SUFFEI CURRENT	
Standby	Н	Х	Х	Χ	Х	High – Z	High – Z	1	
Stariuby	Х	Х	Х	Н	Н	High – Z	High – Z	I _{SB1}	
Output Disable	L	Н	Н	L	Х	High – Z	High – Z	I _{CC} ,I _{CC1}	
Output Disable	L	Н	Н	X	L	High – Z	High – Z	ICC,ICC1	
	L	L	Н	L	Н	D _{OUT}	High – Z		
Read	L	L	Н	Н	L	High – Z	D _{OUT}	I_{CC},I_{CC1}	
	L	L	Н	L	L	D_OUT	D _{OUT}		
	L	Х	L	L	Н	D _{IN}	High – Z		
Write	L	Х	L	Н	L	High – Z	D_IN	I_{CC},I_{CC1}	
	L	Х	L	L	L	D_IN	D_IN		

Note: $H = V_{IH}$, $L = V_{IL}$, X = Don't care.



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP. *4	MAX.	UNIT
Supply Voltage	V_{CC}		2.7	3.0	3.6	V
Input High Voltage	V _{IH} *1		2.2	-	V _{CC} +0.3	V
Input Low Voltage	VIL *2		- 0.2	-	0.6	V
Input Leakage Current	I _{LI}	$V_{CC} \ge V_{IN} \ge V_{SS}$	- 1	-	1	μA
Output Leakage Current	I _{LO}	$V_{CC} \ge V_{OUT} \ge V_{SS},$ Output Disabled	- 1	-	1	μΑ
Output High Voltage	V _{OH}	I _{OH} = -1mA	2.2	2.7	-	V
Output Low Voltage	V _{OL}	$I_{OL} = 2mA$	-	-	0.4	V
Average Operating	Icc	Cycle time = Min. CE# \leq 0.2V, I_{VO} = 0mA Other pins at 0.2V or V_{CC} -0.2V	-	12	20	mA
Power supply Current	I _{CC1}	Cycle time = 1μ s CE# = $0.2V$, I_{VO} = 0 mA Other pins at $0.2V$ or V_{CC} - $0.2V$	-	3	5	mA
Standby Power Supply Current	I _{SB1}	CE# ≧V _{CC} - 0.2V	°C -	2.5	5	μA *5
		Others at 0.2V or V _{CC} - 0.2V	-	2.5	20	μΑ

Notes:

- 1. $V_{IH}(max) = V_{CC} + 3.0V$ for pulse width less than 10ns.
- 2. $V_{L}(min) = V_{SS} 3.0V$ for pulse width less than 10ns.
- 3. Over/Undershoot specifications are characterized, not 100% tested.
- 4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{\text{CC}} = V_{\text{CC}}(\text{TYP.})$ and $T_{\text{A}} = 25\,^{\circ}\text{C}$
- 5. This parameter is measured at $V_{CC} = 3.0V$

CAPACITANCE $(T_A = 25^{\circ}C, f = 1.0 \text{MHz})$

PARAMETER	SYMBOL	MIN.	MAX	UNIT
Input Capacitance	C _{IN}	-	6	pF
Input/Output Capacitance	C _{I/O}	-	8	pF

Note: These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0.2V to Vcc - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L = 30pF + 1TTL$, $I_{OH}/I_{OL} = -1mA/2mA$

Confidential -6 / 15- Rev.1.0 June 2022



AC ELECTRICAL CHARACTERISTICS

(1) READ CYCLE

PARAMETER	SYM.	AS6CE4	016B-45	UNIT
		MIN.	MAX.	
Read Cycle Time	t _{RC}	45	-	ns
Address Access Time	t _{AA}	-	45	ns
Chip Enable Access Time	t _{ACE}	-	45	ns
Output Enable Access Time	t _{OE}	-	25	ns
Chip Enable to Output in Low-Z	t _{CLZ} *	10	-	ns
Output Enable to Output in Low-Z	t _{OLZ} *	5	-	ns
Chip Disable to Output in High-Z	t _{CHZ} *	-	15	ns
Output Disable to Output in High-Z	t _{OHZ} *	-	15	ns
Output Hold from Address Change	t _{OH}	10	-	ns
LB#, UB# Access Time	t _{BA}	-	45	ns
LB#, UB# to High-Z Output	t _{BHZ} *	-	20	ns
LB#, UB# to Low-Z Output	t _{BLZ} *	10	-	ns

(2) WRITE CYCLE


PARAMETER	SYM.	AS6CE4	UNIT	
		MIN.	MAX.	
Write Cycle Time	t _{WC}	45	-	ns
Address Valid to End of Write	t _{AW}	40	-	ns
Chip Enable to End of Write	t _{CW}	40	-	ns
Address Set-up Time	t _{AS}	0	-	ns
Write Pulse Width	t _{WP}	35	-	ns
Write Recovery Time	t _{WR}	0	-	ns
Data to Write Time Overlap	t _{DW}	20	-	ns
Data Hold from End of Write Time	t _{DH}	0	-	ns
Output Active from End of Write	t _{ow} *	5	-	ns
Write to Output in High-Z	t _{WHZ} *	-	15	ns
LB#, UB# Valid to End of Write	t _{BW}	35	-	ns

^{*}These parameters are guaranteed by device characterization, but not production tested.




TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)



READ CYCLE 2 (CE# and OE# Controlled) (1,3,4,5)




Notes:


- 1.WE# is high for read cycle.
- 2.Device is continuously selected OE# = low, CE# = low, LB# or UB# = low.
- 3. Address must be valid prior to or coincident with CE# = low, LB# or UB# = low transition; otherwise t_{AA} is the limiting parameter.
- $4.t_{CLZ}$, t_{BLZ} , t_{OLZ} , t_{CHZ} , t_{BHZ} and t_{OHZ} are specified with C_L = 5pF. Transition is measured ± 500 mV from steady state.
- 5.At any given temperature and voltage condition, t_{CHZ} is less than t_{CLZ} , t_{BHZ} is less than t_{BLZ} , t_{OHZ} is less than t_{OLZ} .



WRITE CYCLE 1 (WE# Controlled) (1,2,4,5)




WRITE CYCLE 2 (CE# Controlled) (1,4,5)





WRITE CYCLE 3 (LB#,UB# Controlled) (1,4,5)



Notes:

- 1.A write occurs during the overlap of a low CE#, low WE#, LB# or UB# = low.
- 2. During a WE# controlled write cycle with OE# low, twp must be greater than twHZ + tDW to allow the drivers to turn off and data to be
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
 4. If the CE#, LB#, UB# low transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance
- $5.t_{\text{OW}}$ and t_{WHZ} are specified with C_L = 5pF. Transition is measured ± 500 mV from steady state.




DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		MIN.	TYP.	MAX.	UNIT
V _{CC} for Data Retention	V_{DR}	CE# $\geq V_{CC} - 0.2V$		1.5	ı	3.6	V
Data Retention Current		V _{CC} = 1.5V	40 ℃	-	2	5	μΑ
Data Retention Current	DIX	CE# \geq V _{CC} - 0.2V Other pins at 0.2V or V _{CC} -0.2V		-	2	20	μΑ
Chip Disable to Data Retention Time	topp	See Data Retention Waveforms (below)		0	-	-	ns
Recovery Time	t _R			t _{RC*}	-	-	ns


t_{RC*} = Read Cycle Time

DATA RETENTION WAVEFORM

Low Vcc Data Retention Waveform (1) (CE# controlled)



Low Vcc Data Retention Waveform (2) (LB#, UB# controlled)





Confidential -11 / 15- Rev.1.0 June 2022




PACKAGE OUTLINE DIMENSION

44-pin 400mil TSOP II Package Outline Dimension











SYMBOLS	DIMENSI	ONS IN MILL	METERS	DIMENSIONS IN MILS			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	-	-	1.20	-	-	47.2	
A1	0.05	0.10	0.15	2.0	3.9	5.9	
A2	0.95	1.00	1.05	37.4	39.4	41.3	
b	0.30	-	0.45	11.8	-	17.7	
С	0.12	-	0.21	4.7	-	8.3	
D	18.212	18.415	18.618	717	725	733	
Е	11.506	11.760	12.014	453	463	473	
E1	9.957	10.160	10.363	392	400	408	
е	ı	0.800	ı	-	31.5	-	
L	0.40	0.50	0.60	15.7	19.7	23.6	
ZD	-	0.805	-	-	31.7	-	
У	-	-	0.076	-	-	3	
θ	0°	3°	6°	0°	3°	6°	


Confidential -12 / 15- Rev.1.0 June 2022




48-ball 6mm × 8mm TFBGA Package Outline Dimension








SIDE VIEW



DETAIL A



DETAIL B

SYM.	DIMENSION (mm)			DIMENSION (inch)		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α			1.40		_	0.055
A1	0.20	0.25	0.30	0.008	0.010	0.012
A2		_	1.05		_	0.041
Ь	0.30	0.35	0.40	0.012	0.014	0.016
D	7.95	8.00	8.05	0.313	0.315	0.317
D1	5.25 BSC			0.207 BSC		
Ε	5.95	6.00	6.05	0.234	0.236	0.238
E1	3.75 BSC			0.148 BSC		
SE	0.375 TYP			0.015 TYP		
SD	0.375 TYP			0.015 TYP		
е	0.75 BSC			0.030 BSC		

NOTE:

1. CONTROLLING DIMENSION: MILLIMETER.

2. REFERENCE DOCUMENT : JEDEC MO-207.



ORDERING INFORMATION

Alliance Part Number	Organization	VCC Range	Package	Operating Temp	Speed ns
AS6CE4016B-45ZIN	256K x 16	2.7 ~ 3.6V	44-pin 400 mil TSOP II	Industrial -40°C ~ 85°C	45
AS6CE4016B-45BIN	256K x 16	2.7 ~ 3.6V	48-ball 6mm × 8mm FBGA	Industrial -40°C ~ 85°C	45

PART NUMBERING SYSTEM

AS6C	E4016B	-45	Z/B	I	N	xx
AS6C = Low Power SRAM	Device Number E=With ECC 40 = 4Meg 16 = x 16 bit B = B die version	Access Time 45 = 45ns	Z=TSOPII B=FBGA	I = Industrial Temp -40°C~ 85°C	Indicates Pb and Halogen Free	Packing Type None : Tray TR : Reel

Confidential -14 / 15- Rev.1.0 June 2022





Alliance Memory, Inc. 12815 NE 124th Street Suite D Kirkland, WA 98034

Tel: 425-898-4456 Fax: 425-896-8628 www.alliancememory.com Copyright © Alliance Memory All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies.

Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance.

Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrant to any user or customer.

Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance).

All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties.

Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.

Confidential -15 / 15- Rev.1.0 June 2022