CHANGE NOTIFICATION



Analog Devices, Inc. 1630 McCarthy Blvd., Milpitas CA (408) 432-1900

March 07, 2018 PCN_030718

Dear Sir/Madam:

Subject: Notification of Change to LTC4361-1, LTC4361-2 Datasheet

Please be advised that Analog Devices, Inc. Milpitas, California has made a minor change to the LTC4361-1, LTC4361-2 product datasheet to facilitate improvement in our manufacturing capability. The change is shown on the attached page of the marked up datasheet. There was no change in form, fit, function, quality or reliability of the product. The product shipped after May 07, 2018 will be tested to the new limits.

Should you have any questions or concerns please contact your local Analog Devices sales representatives or you may contact me at 408-432-1900 ext. 2077, or by e-mail at JASON.HU@ANALOG.COM. If I do not hear from you by May 07, 2018, we will consider this change to be approved by your company.

Sincerely,

Jason Hu Quality Assurance Engineer

For questions on this PCN, please contact Jason Hu or you may send an email to your regional contacts below or contact your local ADI sales representatives.

 Americas:
 PCN_Americas@analog.com
 Europe:
 PCN_Europe@analog.com
 Japan:
 PCN_Japan@analog.com

 Rest of Asia:
 PCN_ROA@analog.com

ELECTRICAL CHARACTERISTICS The ullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{IN} = 5V$, $V_{\overline{ON}} = 0V$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Supplies							
V _{IN}	Input Voltage Range		•	2.5		80	V
V _{IN(UVL)}	Input Undervoltage Lockout	V _{IN} Rising	•	1.8	2.1	2.47	V
I _{IN}	Input Supply Current	Von = 0V	•		220	400	μА
		Von = 2.5V	•		1.5	10	μА
Thresholds							
V _{IN(OV)}	IN Pin Overvoltage Threshold	V _{IN} Rising	•	5.684	5.8	5.916	V
V _{IN(OVL)}	IN Pin Overvoltage Recovery Threshold	V _{IN} Falling	•	5.51	5.7	5.85	V
ΔV _{OV}	Overvoltage Hysteresis		•	25	100	300260	mV
ΔV _{OC}	Overcurrent Threshold	V _{IN} - V _{SENSE}	•	45	50	55	mV
External Gat	Drive						
ΔV _{GATE}	External N-Channel MOSFET Gate Drive	2.5V ≤ V _{IN} < 3V, I _{GATE} = −1μA	•	3.5	4.5	6	V
	(V _{GATE} – V _{OUT})	3V ≤ V _{IN} < 5.5V, I _{GATE} = −1μA	•	4.5	6	7.9	V
V _{GATE(TH)}	GATE High Threshold for PWRGD Status	V _{IN} = 3.3V V _{IN} = 5V		5.7 6.7	6.3 7.2	6.8 7.8	V V
lourrain	GATE Pull-Up Current	V _{GATE} = 1V	•	-4.5	-10	-15	μА
IGATE(UP)	GATE Ramp-Up	V _{GATE} = 1V to 7V	•	1.3	3	4.5	V/ms
V _{GATE(UP)}	GATE Pull-Down Current	Fast Turn-Off, V _{IN} = 6V, V _{GATE} = 9V (C-, I-Grade)	•	15	30	60	mA
GATE(FST)	date i dii-bowii odiitelit	(H-Grade)	•	12	30	60	mA
IGATE(DN)	GATE Pull-Down Current	Von = 2.5V, Vgate = 9V	•	5	40	80	μА
Input Pins							
ISENSE(IN)	SENSE Input Current	V _{SENSE} = 5V			10		nA
I _{OUT(IN)}	OUT Input Current	V _{OUT} = 5V, V _{ON} = 0V	•	5	10	20	μA
		V _{OUT} = 5V, V _{ON} = 2.5V	•		0	±3	μA
Von(TH)	ON Input Threshold		•	0.4		1.5	V
Ion	ON Pull-Down Current	V _{ON} = 2.5V	•	2	5	10	μA
Output Pins	I	I	_	_			
V _{GATEP(CLP)}	IN to GATEP Clamp Voltage	V _{IN} = 8V to 80V	•	5	5.8	7.9	V
R _{GATEP}	GATEP Resistive Pull-Down	V _{GATEP} = 3V	•	0.6	2	3.2	MΩ
V _{PWRGD} (OL)	PWRGD Output Low Voltage	$V_{IN} = 5V$, $I_{PWRGD} = 3mA$ (C-, I-Grade) (H-Grade)			0.23 0.23	0.4 0.5	V
R _{PWRGD}	PWRGD Pull-Up Resistance to OUT	V _{IN} = 6.5V, V _{PWRGD} = 1V	•	220	500	800	kΩ
Delay							
ton	GATE On Delay	V _{IN} High to I _{GATE} = -5μA	•	50	130	219	ms
t _{OFF}	GATE Off Propagation Delay	V _{IN} = Step 5V to 6.5V to PWRGD High V _{IN} - V _{SENSE} = Step 0mV to 100mV	•	5	0.25 10	1 20	μs μs
tpwrgd	PWRGD Delay	V _{IN} = Step 5V to 6.5V VGATE > VGATE(TH) to PWRGD Low	•	25	0.25 65	1 105	μs ms
ton(off)	ON High to GATE Off	Von = Step 0V to 2.5V	•		2	5	μs
			_				

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to GND unless otherwise specified.

Note 3: An internal clamp limits V_{GATE} to a minimum of 4.5V above V_{OUT} . Driving this pin to voltages beyond this clamp may damage the device.

436112fb

