

<b>Notification Number:</b>	20200908002	<b>Notification Date:</b>	Jan. 11, 2021																																																																																
<b>Title:</b>	Datasheet for TMS320F28004x																																																																																		
<b>Customer Contact:</b>	<a href="#">Notification Manager</a>	<b>Dept:</b>	Quality Services																																																																																
<b>Notification Details</b>																																																																																			
<b>Description of Change:</b>																																																																																			
Texas Instruments Incorporated is announcing an information only notification. The product datasheet(s) is being updated as summarized below. The following change history provides further details.																																																																																			
 <b>TEXAS INSTRUMENTS</b> <b>TMS320F280049, TMS320F280049C</b> <b>TMS320F280048, TMS320F280048C, TMS320F280045</b> <b>TMS320F280041, TMS320F280041C, TMS320F280040, TMS320F280040C</b> SPRS945E –JANUARY 2017–REVISED APRIL 2020																																																																																			
<b>Changes from October 23, 2018 to April 29, 2020 (from D Revision (October 2018) to E Revision)</b>																																																																																			
<table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left; width: 80%;"></th> <th style="text-align: right; width: 20%;">Page</th> </tr> </thead> <tbody> <tr> <td>• Section 1.1 (Features): Changed "Ten hardware breakpoints" to "Ten hardware breakpoints (with ERAD)". .....</td> <td style="text-align: right;">1</td> </tr> <tr> <td>• Section 1.2 (Applications): Updated section .....</td> <td style="text-align: right;">2</td> </tr> <tr> <td>• Figure 1-1 (Functional Block Diagram): Updated figure .....</td> <td style="text-align: right;">5</td> </tr> <tr> <td>• Table 3-1 (Device Comparison): Changed ADC Conversion Time from 300 ns to 290 ns. ....</td> <td style="text-align: right;">9</td> </tr> <tr> <td>• Table 3-1: Added number of CLB tiles. ....</td> <td style="text-align: right;">9</td> </tr> <tr> <td>• Table 3-1: Added links to device numbers. ....</td> <td style="text-align: right;">9</td> </tr> <tr> <td>• Table 4-1 (Pin Attributes): Updated DESCRIPTION column of VDDIO_SW and VSS_SW.....</td> <td style="text-align: right;">16</td> </tr> <tr> <td>• Table 4-4 (Power and Ground): Updated DESCRIPTION column of VDDIO_SW and VSS_SW. ....</td> <td style="text-align: right;">29</td> </tr> <tr> <td>• Table 4-10 (Connections for Unused Pins): Updated ACCEPTABLE PRACTICE column of GPIOx, VDDIO_SW, and VSS_SW. ....</td> <td style="text-align: right;">52</td> </tr> <tr> <td>• Section 5.1 (Absolute Maximum Ratings): Changed "Input clamp current" condition from "Digital input (per pin), ..." to "Digital/analog input (per pin), ...". ....</td> <td style="text-align: right;">53</td> </tr> <tr> <td>• Section 5.1: Added footnote about continuous clamp current. ....</td> <td style="text-align: right;">53</td> </tr> <tr> <td>• Section 5.6 (Electrical Characteristics): Updated table. ....</td> <td style="text-align: right;">53</td> </tr> <tr> <td>• Section 5.2 (ESD Ratings – Commercial): Added ANSI/ESDA/JEDEC JS-002 to description of Charged-device model (CDM). ....</td> <td style="text-align: right;">54</td> </tr> <tr> <td>• Table 5-1 (System Current Consumption (External Supply)): Updated table. Updated/added footnotes. ....</td> <td style="text-align: right;">56</td> </tr> <tr> <td>• Table 5-3 (System Current Consumption (DCDC)): Updated table. ....</td> <td style="text-align: right;">56</td> </tr> <tr> <td>• Section 5.5.3 (Reducing Current Consumption): Updated list of methods for reducing the device current consumption. ....</td> <td style="text-align: right;">61</td> </tr> <tr> <td>• Section 5.9.1.2 (Internal 1.2-V Switching Regulator (DC-DC)): Updated "The internal DC-DC regulator offers increased efficiency ..." paragraph. ....</td> <td style="text-align: right;">65</td> </tr> <tr> <td>• Section 5.9.1.3 (Deciding Between the LDO and the DC-DC): Added section. ....</td> <td style="text-align: right;">67</td> </tr> <tr> <td>• Table 5-9 (Reset Signals): Updated "JTAG/DEBUG LOGIC RESET" column. ....</td> <td style="text-align: right;">69</td> </tr> <tr> <td>• Section 5.9.3.2.1 (Input Clock Frequency and Timing Requirements, PLL Lock Times): Removed "X1 Input Level Characteristics When Using an External Clock Source (Not a Crystal)" table. ....</td> <td style="text-align: right;">73</td> </tr> <tr> <td>• Table 5-13 (Input Clock Frequency): Updated <math>f_{(X1)}</math>. ....</td> <td style="text-align: right;">73</td> </tr> <tr> <td>• Table 5-17 (Internal Clock Frequencies): Removed footnote about lower LSPCLK reducing device power consumption. ....</td> <td style="text-align: right;">74</td> </tr> <tr> <td>• Table 5-24 (Flash Parameters): Updated table and "Program time is at the maximum device frequency ..." footnote. ....</td> <td style="text-align: right;">79</td> </tr> <tr> <td>• Section 5.9.5 (Emulation/JTAG): Change "emulator" to "JTAG debug probe". ....</td> <td style="text-align: right;">81</td> </tr> <tr> <td>• Figure 5-24 (Device Interrupt Architecture): Added ERAD. ....</td> <td style="text-align: right;">88</td> </tr> <tr> <td>• Section 5.10.1.2 (ADC Electrical Data and Timing): Added NOTE about keeping VREFHI pin below VDDA + 0.3 V to ensure proper functional operation. ....</td> <td style="text-align: right;">105</td> </tr> <tr> <td>• Table 5-41 (ADC Operating Conditions): Updated table. Added footnote about internal reference mode. ....</td> <td style="text-align: right;">105</td> </tr> <tr> <td>• Table 5-46 (ADC Timings): Added footnote referencing "ADC: DMA Read of Stale Result" advisory. ....</td> <td style="text-align: right;">110</td> </tr> <tr> <td>• Table 5-48 (PGA Characteristics): Updated footnote about ADC gain error. Updated footnote about ADC offset error. ....</td> <td style="text-align: right;">112</td> </tr> <tr> <td>• Table 5-49 (Temperature Sensor Characteristics): Updated table. ....</td> <td style="text-align: right;">114</td> </tr> <tr> <td>• Section 5.10.4.1 (Buffered DAC Electrical Data and Timing): Added NOTE about keeping VREFHI pin below VDDA + 0.3 V to ensure proper functional operation. ....</td> <td style="text-align: right;">116</td> </tr> <tr> <td>• Table 5-51 (Buffered DAC Electrical Characteristics): Added "Settling to within 3LSBs." footnote. ....</td> <td style="text-align: right;">116</td> </tr> <tr> <td>• Table 5-52 (Comparator Electrical Characteristics): Added TEST CONDITIONS for "Input referred offset error"....</td> <td style="text-align: right;">123</td> </tr> <tr> <td>• Figure 5-59 (ePWM Trip Input Connectivity): Added connection from PWMSYNC to DAC. ....</td> <td style="text-align: right;">136</td> </tr> <tr> <td>• Figure 5-60 (Synchronization Chain Architecture): Updated figure. ....</td> <td style="text-align: right;">137</td> </tr> <tr> <td>• Section 5.11.5 (Enhanced Quadrature Encoder Pulse (eQEP)): Added "Quadrature Mode Adapter (QMA)" to list of major functional units. ....</td> <td style="text-align: right;">141</td> </tr> <tr> <td>• Section 5.11.6.1 (SDFM Electrical Data and Timing): Added WARNING about Mode 2 (Manchester Mode). ....</td> <td style="text-align: right;">145</td> </tr> <tr> <td>• Table 5-64 (SDFM Timing Requirements When Using Asynchronous GPIO (ASYNC) Option): Updated table. ....</td> <td style="text-align: right;">145</td> </tr> <tr> <td>• Figure 5-67 (SDFM Timing Diagram – Mode 2): Updated figure. ....</td> <td style="text-align: right;">146</td> </tr> </tbody> </table>					Page	• Section 1.1 (Features): Changed "Ten hardware breakpoints" to "Ten hardware breakpoints (with ERAD)". .....	1	• Section 1.2 (Applications): Updated section .....	2	• Figure 1-1 (Functional Block Diagram): Updated figure .....	5	• Table 3-1 (Device Comparison): Changed ADC Conversion Time from 300 ns to 290 ns. ....	9	• Table 3-1: Added number of CLB tiles. ....	9	• Table 3-1: Added links to device numbers. ....	9	• Table 4-1 (Pin Attributes): Updated DESCRIPTION column of VDDIO_SW and VSS_SW.....	16	• Table 4-4 (Power and Ground): Updated DESCRIPTION column of VDDIO_SW and VSS_SW. ....	29	• Table 4-10 (Connections for Unused Pins): Updated ACCEPTABLE PRACTICE column of GPIOx, VDDIO_SW, and VSS_SW. ....	52	• Section 5.1 (Absolute Maximum Ratings): Changed "Input clamp current" condition from "Digital input (per pin), ..." to "Digital/analog input (per pin), ...". ....	53	• Section 5.1: Added footnote about continuous clamp current. ....	53	• Section 5.6 (Electrical Characteristics): Updated table. ....	53	• Section 5.2 (ESD Ratings – Commercial): Added ANSI/ESDA/JEDEC JS-002 to description of Charged-device model (CDM). ....	54	• Table 5-1 (System Current Consumption (External Supply)): Updated table. Updated/added footnotes. ....	56	• Table 5-3 (System Current Consumption (DCDC)): Updated table. ....	56	• Section 5.5.3 (Reducing Current Consumption): Updated list of methods for reducing the device current consumption. ....	61	• Section 5.9.1.2 (Internal 1.2-V Switching Regulator (DC-DC)): Updated "The internal DC-DC regulator offers increased efficiency ..." paragraph. ....	65	• Section 5.9.1.3 (Deciding Between the LDO and the DC-DC): Added section. ....	67	• Table 5-9 (Reset Signals): Updated "JTAG/DEBUG LOGIC RESET" column. ....	69	• Section 5.9.3.2.1 (Input Clock Frequency and Timing Requirements, PLL Lock Times): Removed "X1 Input Level Characteristics When Using an External Clock Source (Not a Crystal)" table. ....	73	• Table 5-13 (Input Clock Frequency): Updated $f_{(X1)}$ . ....	73	• Table 5-17 (Internal Clock Frequencies): Removed footnote about lower LSPCLK reducing device power consumption. ....	74	• Table 5-24 (Flash Parameters): Updated table and "Program time is at the maximum device frequency ..." footnote. ....	79	• Section 5.9.5 (Emulation/JTAG): Change "emulator" to "JTAG debug probe". ....	81	• Figure 5-24 (Device Interrupt Architecture): Added ERAD. ....	88	• Section 5.10.1.2 (ADC Electrical Data and Timing): Added NOTE about keeping VREFHI pin below VDDA + 0.3 V to ensure proper functional operation. ....	105	• Table 5-41 (ADC Operating Conditions): Updated table. Added footnote about internal reference mode. ....	105	• Table 5-46 (ADC Timings): Added footnote referencing "ADC: DMA Read of Stale Result" advisory. ....	110	• Table 5-48 (PGA Characteristics): Updated footnote about ADC gain error. Updated footnote about ADC offset error. ....	112	• Table 5-49 (Temperature Sensor Characteristics): Updated table. ....	114	• Section 5.10.4.1 (Buffered DAC Electrical Data and Timing): Added NOTE about keeping VREFHI pin below VDDA + 0.3 V to ensure proper functional operation. ....	116	• Table 5-51 (Buffered DAC Electrical Characteristics): Added "Settling to within 3LSBs." footnote. ....	116	• Table 5-52 (Comparator Electrical Characteristics): Added TEST CONDITIONS for "Input referred offset error"....	123	• Figure 5-59 (ePWM Trip Input Connectivity): Added connection from PWMSYNC to DAC. ....	136	• Figure 5-60 (Synchronization Chain Architecture): Updated figure. ....	137	• Section 5.11.5 (Enhanced Quadrature Encoder Pulse (eQEP)): Added "Quadrature Mode Adapter (QMA)" to list of major functional units. ....	141	• Section 5.11.6.1 (SDFM Electrical Data and Timing): Added WARNING about Mode 2 (Manchester Mode). ....	145	• Table 5-64 (SDFM Timing Requirements When Using Asynchronous GPIO (ASYNC) Option): Updated table. ....	145	• Figure 5-67 (SDFM Timing Diagram – Mode 2): Updated figure. ....	146
	Page																																																																																		
• Section 1.1 (Features): Changed "Ten hardware breakpoints" to "Ten hardware breakpoints (with ERAD)". .....	1																																																																																		
• Section 1.2 (Applications): Updated section .....	2																																																																																		
• Figure 1-1 (Functional Block Diagram): Updated figure .....	5																																																																																		
• Table 3-1 (Device Comparison): Changed ADC Conversion Time from 300 ns to 290 ns. ....	9																																																																																		
• Table 3-1: Added number of CLB tiles. ....	9																																																																																		
• Table 3-1: Added links to device numbers. ....	9																																																																																		
• Table 4-1 (Pin Attributes): Updated DESCRIPTION column of VDDIO_SW and VSS_SW.....	16																																																																																		
• Table 4-4 (Power and Ground): Updated DESCRIPTION column of VDDIO_SW and VSS_SW. ....	29																																																																																		
• Table 4-10 (Connections for Unused Pins): Updated ACCEPTABLE PRACTICE column of GPIOx, VDDIO_SW, and VSS_SW. ....	52																																																																																		
• Section 5.1 (Absolute Maximum Ratings): Changed "Input clamp current" condition from "Digital input (per pin), ..." to "Digital/analog input (per pin), ...". ....	53																																																																																		
• Section 5.1: Added footnote about continuous clamp current. ....	53																																																																																		
• Section 5.6 (Electrical Characteristics): Updated table. ....	53																																																																																		
• Section 5.2 (ESD Ratings – Commercial): Added ANSI/ESDA/JEDEC JS-002 to description of Charged-device model (CDM). ....	54																																																																																		
• Table 5-1 (System Current Consumption (External Supply)): Updated table. Updated/added footnotes. ....	56																																																																																		
• Table 5-3 (System Current Consumption (DCDC)): Updated table. ....	56																																																																																		
• Section 5.5.3 (Reducing Current Consumption): Updated list of methods for reducing the device current consumption. ....	61																																																																																		
• Section 5.9.1.2 (Internal 1.2-V Switching Regulator (DC-DC)): Updated "The internal DC-DC regulator offers increased efficiency ..." paragraph. ....	65																																																																																		
• Section 5.9.1.3 (Deciding Between the LDO and the DC-DC): Added section. ....	67																																																																																		
• Table 5-9 (Reset Signals): Updated "JTAG/DEBUG LOGIC RESET" column. ....	69																																																																																		
• Section 5.9.3.2.1 (Input Clock Frequency and Timing Requirements, PLL Lock Times): Removed "X1 Input Level Characteristics When Using an External Clock Source (Not a Crystal)" table. ....	73																																																																																		
• Table 5-13 (Input Clock Frequency): Updated $f_{(X1)}$ . ....	73																																																																																		
• Table 5-17 (Internal Clock Frequencies): Removed footnote about lower LSPCLK reducing device power consumption. ....	74																																																																																		
• Table 5-24 (Flash Parameters): Updated table and "Program time is at the maximum device frequency ..." footnote. ....	79																																																																																		
• Section 5.9.5 (Emulation/JTAG): Change "emulator" to "JTAG debug probe". ....	81																																																																																		
• Figure 5-24 (Device Interrupt Architecture): Added ERAD. ....	88																																																																																		
• Section 5.10.1.2 (ADC Electrical Data and Timing): Added NOTE about keeping VREFHI pin below VDDA + 0.3 V to ensure proper functional operation. ....	105																																																																																		
• Table 5-41 (ADC Operating Conditions): Updated table. Added footnote about internal reference mode. ....	105																																																																																		
• Table 5-46 (ADC Timings): Added footnote referencing "ADC: DMA Read of Stale Result" advisory. ....	110																																																																																		
• Table 5-48 (PGA Characteristics): Updated footnote about ADC gain error. Updated footnote about ADC offset error. ....	112																																																																																		
• Table 5-49 (Temperature Sensor Characteristics): Updated table. ....	114																																																																																		
• Section 5.10.4.1 (Buffered DAC Electrical Data and Timing): Added NOTE about keeping VREFHI pin below VDDA + 0.3 V to ensure proper functional operation. ....	116																																																																																		
• Table 5-51 (Buffered DAC Electrical Characteristics): Added "Settling to within 3LSBs." footnote. ....	116																																																																																		
• Table 5-52 (Comparator Electrical Characteristics): Added TEST CONDITIONS for "Input referred offset error"....	123																																																																																		
• Figure 5-59 (ePWM Trip Input Connectivity): Added connection from PWMSYNC to DAC. ....	136																																																																																		
• Figure 5-60 (Synchronization Chain Architecture): Updated figure. ....	137																																																																																		
• Section 5.11.5 (Enhanced Quadrature Encoder Pulse (eQEP)): Added "Quadrature Mode Adapter (QMA)" to list of major functional units. ....	141																																																																																		
• Section 5.11.6.1 (SDFM Electrical Data and Timing): Added WARNING about Mode 2 (Manchester Mode). ....	145																																																																																		
• Table 5-64 (SDFM Timing Requirements When Using Asynchronous GPIO (ASYNC) Option): Updated table. ....	145																																																																																		
• Figure 5-67 (SDFM Timing Diagram – Mode 2): Updated figure. ....	146																																																																																		

• <a href="#">Section 5.12.2.1</a> (I2C Electrical Data and Timing): Updated NOTE about I2C module clock .....	<a href="#">153</a>
• <a href="#">Table 5-66</a> (I2C Timing Requirements): Updated table .....	<a href="#">153</a>
• <a href="#">Table 5-67</a> (I2C Switching Characteristics): Updated table .....	<a href="#">153</a>
• <a href="#">Figure 5-71</a> (I2C Timing Diagram): Added figure .....	<a href="#">154</a>
• <a href="#">Section 5.12.3</a> (Power Management Bus (PMBus) Interface): Changed Fast Mode from "400 kHz" to "Up to 400 kHz". Removed Fast Mode+ .....	<a href="#">155</a>
• <a href="#">Figure 5-73</a> (SCI Block Diagram): Updated figure .....	<a href="#">159</a>
• <a href="#">Table 5-71</a> (SPI Master Mode Switching Characteristics (Clock Phase = 0)): Updated MIN values of Parameter 23 [ $t_{d(SPC)M}$ ] .....	<a href="#">163</a>
• <a href="#">Table 5-72</a> (SPI Master Mode Switching Characteristics (Clock Phase = 1)): Updated MIN value of Parameter 23 [ $t_{d(SPC)M}$ ] .....	<a href="#">163</a>
• <a href="#">Figure 5-76</a> (SPI Master Mode External Timing (Clock Phase = 1)): Updated Parameter 24 .....	<a href="#">165</a>
• <a href="#">Table 5-75</a> (SPI Slave Mode Timing Requirements): Updated Parameter 25, $t_{su(STE)S}$ .....	<a href="#">166</a>
• <a href="#">Table 5-76</a> (SPI High-Speed Master Mode Switching Characteristics (Clock Phase = 0)): Updated MIN values of Parameter 23 [ $t_{d(SPC)M}$ ] .....	<a href="#">168</a>
• <a href="#">Table 5-77</a> (SPI High-Speed Master Mode Switching Characteristics (Clock Phase = 1)): Updated MIN value of Parameter 23 [ $t_{d(SPC)M}$ ] .....	<a href="#">168</a>
• <a href="#">Figure 5-80</a> (High-Speed SPI Master Mode External Timing (Clock Phase = 1)): Updated Parameter 24 .....	<a href="#">170</a>
• <a href="#">Section 5.12.7</a> (Fast Serial Interface (FSI)): Added paragraph about configuring the integrated skew compensation block .....	<a href="#">175</a>
• <a href="#">Figure 5-85</a> (FSITX Block Diagram): Updated figure .....	<a href="#">177</a>
• <a href="#">Section 5.12.7.1.1</a> (FSITX Electrical Data and Timing): Removed "FSITX GPIO Mux Groups" table .....	<a href="#">178</a>
• <a href="#">Table 5-82</a> (FSIRX Switching Characteristics): Added table .....	<a href="#">181</a>
• <a href="#">Section 5.12.7.3.1</a> (FSITX SPI Signaling Mode Electrical Data and Timing): Changed "SPI Mode" to "SPI Signaling Mode" .....	<a href="#">182</a>
• <a href="#">Figure 6-1</a> (Functional Block Diagram): Updated figure .....	<a href="#">184</a>
• <a href="#">Table 6-1</a> (C28x Memory Map): Updated table .....	<a href="#">185</a>
• <a href="#">Section 6.7</a> (Control Law Accelerator (CLA)): Updated features of Memory and Shared Peripherals .....	<a href="#">197</a>
• <a href="#">Figure 6-2</a> (CLA Block Diagram): Removed Legend for CLA Data Buses and Legend for CLA Program Buses .....	<a href="#">198</a>
• <a href="#">Figure 6-4</a> (Windowed Watchdog): Updated figure .....	<a href="#">206</a>
• <a href="#">Section 6.12</a> (Configurable Logic Block (CLB)): Updated section .....	<a href="#">207</a>
• <a href="#">Figure 6-5</a> (CLB Overview): Updated figure .....	<a href="#">208</a>
• <a href="#">Section 7.1</a> (TI Reference Design): Changed section title from "TI Design or Reference Design" to "TI Reference Design". Updated section .....	<a href="#">209</a>
• <a href="#">Section 8</a> (Device and Documentation Support): Changed "Community Resources" section to "Support Resources" section. Updated section .....	<a href="#">210</a>
• <a href="#">Section 8.1</a> (Device and Development Support Tool Nomenclature): Updated section .....	<a href="#">210</a>
• <a href="#">Figure 8-1</a> (Device Nomenclature): Added nomenclature for shipping options. Removed TMP (P) prefix. Updated footnote .....	<a href="#">211</a>
• <a href="#">Section 8.2</a> (Markings): Added section .....	<a href="#">211</a>
• <a href="#">Section 8.3</a> (Tools and Software): Updated section .....	<a href="#">212</a>
• <a href="#">Section 8.4</a> (Documentation Support): Updated section .....	<a href="#">214</a>

The datasheet number will be changing.

Device Family	Change From:	Change To:
TMS320F280049, TMS320F280049C		
TMS320F280048, TMS320F280048C, TMS320F280045, TMS320F280041, TMS320F280041C, TMS320F280040, TMS320F280040C	SPRS945D	SPRS945E

These changes may be reviewed at the datasheet links provided.

<http://www.ti.com/product/TMS320F280049>

#### Reason for Change:

To accurately reflect device characteristics.

#### Anticipated impact on Fit, Form, Function, Quality or Reliability (positive / negative):

No anticipated impact. This is a specification change announcement only. There are no changes to the actual device.

<b>Changes to product identification resulting from this notification:</b>			
None.			
<b>Product Affected:</b>			
F280040CPMQR	F280041PZQR	F280045PZSR	F280049CRSHSR
F280040PMQR	F280041PZS	F280045RSHSR	F280049PMS
F280041CPMS	F280041PZSR	F280048CPMQR	F280049PMSR
F280041CPZQR	F280041RSHSR	F280048PMQR	F280049PZQ
F280041CPZS	F280045PMS	F280049CPMS	F280049PZQR
F280041CRSHSR	F280045PMSR	F280049CPZQR	F280049PZS
F280041PMS	F280045PZS	F280049CPZS	SG00944PMS
F280041PMSR	F280049PZSR	F280049RSHSR	

For questions regarding this notice, e-mails can be sent to the regional contacts shown below or your local Field Sales Representative.

<b>Location</b>	<b>E-Mail</b>
USA	<a href="mailto:PCNAmericasContact@list.ti.com">PCNAmericasContact@list.ti.com</a>
Europe	<a href="mailto:PCNEuropeContact@list.ti.com">PCNEuropeContact@list.ti.com</a>
Asia Pacific	<a href="mailto:PCNAsiaContact@list.ti.com">PCNAsiaContact@list.ti.com</a>
WW Change Management Team	<a href="mailto:PCN_ww_admin_team@list.ti.com">PCN_ww_admin_team@list.ti.com</a>

## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property

right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.