

Data Sheet

HDMI Transceiver

ADV7622

FEATURES

4-input, 1-output multiplexed HDMI® transceiver High-Bandwidth Digital Content Protection (HDCP 1.4) HDCP repeater support 225 MHz HDMI Rx and Tx support 36-/30-/24-bit Deep Color Supports DVI RGB graphics up to 1600 × 1200 at 60 Hz Ultralow jitter digital PLL (100% deskew) **Quad HDMI Rx input** Format details available on all unselected ports Adaptive equalizer for cable lengths up to 30 meters Internal extended display identification data (EDID) RAM EDID replication (512 bytes per port) EDID with HDMI cable 5 V power support **5 V detect inputs** Hot plug assertion control pins Single HDMI Tx output **EDID data extraction** Hot plug detect (HPD) input Audio support HDMI-compatible audio interface Dedicated flexible audio input/output port S/PDIF (IEC 60958-compatible) digital audio input/output Super audio CD (SACD) with DSD input/output interface High bit rate (HBR) audio **Dolby® TrueHD** DTS-HD Master Audio™ Full audio input and output support General Interrupt controller with 3 interrupt outputs STDI (standard identification circuit) Software libraries, driver, and application available 2-layer PCB design supported

APPLICATIONS

AVRs HTiB Sound bar with HDMI repeater support HBR enabled TVs Other repeater applications

GENERAL DESCRIPTION

The ADV7622 is a high performance, four-input, one-output, High-Definition Multimedia Interface (HDMI) transceiver that integrates HDMI receiver and transmitter functions with digital audio I/Os onto one chip. It supports all HDCP repeater functions through fully tested Analog Devices, Inc., repeater software libraries and drivers.

The ADV7622 supports all mandatory HDMI 3D TV formats in addition to all HDTV formats up to 1080p, 36-bit Deep Color. The ADV7622 also features an integrated HDMI CEC controller that supports capability, discovery, and control (CDC).

The ADV7622 offers a dedicated flexible audio output port and a dedicated audio input port to allow for easy extraction and insertion of audio data into and out of the HDMI stream. HDMI audio formats, including SACD via DSD and compressed high bit rate audio via HBR, are supported. The ADV7622 also features an audio return channel (ARC) receiver. ARC simplifies cabling by combining upstream audio capability in a conventional HDMI cable.

Fabricated in an advanced CMOS process, the ADV7622 is provided in a 144-lead, 20 mm \times 20 mm, Pb-free LQFP and is specified over the 0°C to 70°C temperature range.



by Analog Devices

Rev. D

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2013 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

TABLE OF CONTENTS

| Features | 1 |
|--|---|
| Applications | 1 |
| General Description | 1 |
| Revision History | 2 |
| Functional Block Diagram | 3 |
| Specifications | 4 |
| Digital, HDMI, and AC Specifications | 4 |
| Data and I ² C Timing Characteristics | 5 |
| Power Specifications | 7 |
| Absolute Maximum Ratings | 8 |
| Package Thermal Performance | 8 |

| ESD Caution | 8 |
|---|---|
| Pin Configuration and Function Descriptions | 9 |
| Functional Overview | |
| HDMI Receiver | |
| HDMI Transmitter | |
| I ² C Interface | |
| Other Features | |
| Outline Dimensions | |
| Ordering Guide | |

REVISION HISTORY

7/13—Rev. SpC to Rev. D: Limited to Open Market Release

FUNCTIONAL BLOCK DIAGRAM



Figure 1.

SPECIFICATIONS

 $CVDD = 1.8 \text{ V} \pm 5\%, \text{DVDD} = 1.8 \text{ V} \pm 5\%, \text{DVDDIO} = 3.3 \text{ V} \pm 5\%, \text{PVDD} = 1.8 \text{ V} \pm 5\%, \text{TVDD} = 3.3 \text{ V} \pm 5\%, \text{TXAVDD} = 1.8 \text{ V} \pm 5\%, \text{TXPVDD} = 1.8 \text{ V} \pm 5\%, \text{TXPVD} = 1.8 \text{ V} \pm 5\%$

DIGITAL, HDMI, AND AC SPECIFICATIONS

| Parameter | Test Conditions/Comments | Min | Тур | Max | Unit |
|---|-----------------------------------|-----------------------------|------|-------------------------------|------------------|
| DIGITAL INPUTS | | | | | |
| Input High Voltage (V⊩) | | 2 | | | V |
| Input Low Voltage (V _{IL}) | | | | 0.8 | V |
| Input Current (I _{IN}) | RESET, EP_MISO, ALSB, and CS pins | -60 | | +60 | μA |
| | Other digital inputs | -10 | | +10 | μA |
| Input Capacitance (C _{IN}) | | | | 10 | рF |
| DIGITAL INPUTS (5 V TOLERANT) ¹ | | | | | |
| Input High Voltage (V⊮) | | 2.6 | | | V |
| Input Low Voltage (V _{IL}) | | | | 0.8 | V |
| Input Current (I _{IN}) | | -82 | | +82 | μA |
| DIGITAL OUTPUTS | | | | | |
| Output High Voltage (V _{он}) | | 2.4 | | | V |
| Output Low Voltage (V _{OL}) | | | | 0.4 | V |
| High Impedance Leakage Current (ILEAK) | | | 10 | | μA |
| Output Capacitance (Cout) | | | | 20 | рF |
| HDMI | | | | | |
| TMDS Differential Pin Capacitance | | | 0.3 | | рF |
| AC SPECIFICATIONS | | | | | |
| Input Specifications | | | | | |
| Intrapair (+ to –) Differential Input Skew for TMDS Clock Rates up to 222.75 MHz | | 0.4 t _{BIT} | | | ps |
| Intrapair (+ to –) Differential Input Skew for TMDS Clock Rates Above 222.75 MHz | | 0.15 t _{BIT} + 112 | | | ps |
| Channel-to-Channel Differential Input Skew | | | | 0.2 t _{PIXEL} + 1.78 | ns |
| TMDS Input Clock Range | | 25 | | 225 | MHz |
| TMDS Input Clock Jitter Tolerance | | | 0.5 | 0.25 | t _{BIT} |
| Output Specifications | | | | | |
| TMDS Output Clock Frequency | | 20 | | 225 | MHz |
| TMDS Output Clock Duty Cycle | | 48 | | 52 | % |
| TMDS Output Differential Swing | | 900 | 1100 | 1200 | mV |
| Differential Output Timing | | | | | |
| Low-to-High Transition Time | | 75 | 175 | | ps |
| High-to-Low Transition Time | | 75 | 175 | | ps |

¹ The following pins are 5 V tolerant: DDCA_SCL, DDCA_SDA, DDCB_SCL, DDCB_SDA, DDCC_SCL, DDCC_SDA, DDCD_SCL, DDCD_SDA, TXDDC_SDA, TXDDC_SCL, HP_CTRLA, HP_CTRLB, HP_CTRLD, HPD_ARC-, 5V_DETA, 5V_DETB, 5V_DETC, 5V_DETD, PWRDN, CEC, ARC+.

DATA AND I²C TIMING CHARACTERISTICS

Table 2.

| Parameter | Symbol | Test Conditions/Comments | Min | Тур | Max | Unit |
|--|-----------------|---|-------|----------|-------|--------|
| VIDEO SYSTEM CLOCK AND XTAL | | | | | | |
| Crystal Nominal Frequency | | | | 28.63636 | | MHz |
| Crystal Frequency Stability | | | | | ±50 | ppm |
| External Clock Source ¹ | | External crystal must operate at 1.8 V | | | | |
| Input High Voltage | VIH | XTAL driven with external clock source | 1.2 | | | V |
| Input Low Voltage | VIL | XTAL driven with external clock source | | | 0.4 | V |
| RESET FEATURE | | | | | | |
| Reset Pulse Width | | | 5 | | | ms |
| I ² C PORTS (FAST MODE) | | | | | | |
| xCL Frequency ² | | | | | 400 | kHz |
| xCL Minimum Pulse Width High ² | t1 | | 600 | | | ns |
| xCL Minimum Pulse Width Low ² | t ₂ | | 1.3 | | | μs |
| Hold Time (Start Condition) | t ₃ | | 600 | | | ns |
| Setup Time (Start Condition) | t4 | | 600 | | | ns |
| xDA Setup Time ² | t₅ | | 100 | | | ns |
| xCL and xDA Rise Time ² | t ₆ | | | | 300 | ns |
| xCL and xDA Fall Time ² | t ₇ | | | | 300 | ns |
| Setup Time (Stop Condition) | t ₈ | | 0.6 | | | μs |
| I ² C PORTS (NORMAL MODE) | | | | | | |
| xCL Frequency ² | | | | | 100 | kHz |
| xCL Minimum Pulse Width High ² | t1 | | 4.0 | | | μs |
| xCL Minimum Pulse Width Low ² | t ₂ | | 4.7 | | | μs |
| Hold Time (Start Condition) | t3 | | 4.0 | | | μs |
| Setup Time (Start Condition) | t4 | | 4.7 | | | μs |
| xDA Setup Time ² | t₅ | | 250 | | | ns |
| xCL and xDA Rise Time ² | t ₆ | | | | 1000 | ns |
| xCL and xDA Fall Time ² | t ₇ | | | | 300 | ns |
| Setup Time (Stop Condition) | t ₈ | | 4.0 | | | μs |
| AUDIO OUTPUT PORT (MASTER MODE) | | | | | | |
| SCLK Mark Space Ratio | t13:t14 | | 45:55 | | 55:45 | % duty |
| | | | | | | cycle |
| LRCLK Data Transition Time (AP5_OUT) | t15 | End of valid data to negative SCLK edge | 1 | | 10 | ns |
| LRCLK Data Transition Time (AP5_OUT) | t ₁₆ | Negative SCLK edge to start of valid data | | | 10 | ns |
| I^2S Data Transition Time (APx_OUT) ³ | t17 | End of valid data to negative SCLK edge | 1 | | 5 | ns |
| I ² S Data Transition Time (APx_OUT) ³ | t ₁₈ | Negative SCLK edge to start of valid data | | | 5 | ns |
| AUDIO INPUT PORT | | | | | | |
| I ² S Data Setup Time (APx_IN) ³ | t19 | | 2 | | | ns |
| I ² S Hold Time (APx_IN) ³ | t ₂₀ | | 2 | | | ns |
| LRCLK Setup Time (AP5_IN) | t19 | | 2 | | | ns |
| LRCLK Hold Time (AP5_IN) | t ₂₀ | | 2 | | | ns |

¹ This part must be configured for external oscillator operation. A 1.8 V oscillator must be used. ² The prefix x refers to S, DDCA_S, DDCB_S, DDCC_S, and DDCD_S. ³ The suffix x refers to 0, 1, 2, 3, 4, and 5.

Timing Diagrams



Figure 3. I²S Output Timing



POWER SPECIFICATIONS

Table 3.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|--|------|------|------|------|------------------------------|
| POWER SUPPLIES | | | | | |
| Comparator Power Supply (CVDD) | 1.71 | 1.8 | 1.89 | V | |
| Digital Core Power Supply (DVDD) | 1.71 | 1.8 | 1.89 | V | |
| Digital I/O Power Supply (DVDDIO) | 3.14 | 3.3 | 3.46 | V | |
| PLL Power Supply (PVDD) | 1.71 | 1.8 | 1.89 | V | |
| Termination Power Supply (TVDD) | 3.14 | 3.3 | 3.46 | V | |
| TX TMDS Output Power Supply (TXAVDD) | 1.71 | 1.8 | 1.89 | v | |
| TX Power Supply (TXPVDD) | 1.71 | 1.8 | 1.89 | V | |
| TX PLL Power Supply (TXPLVDD) | 1.71 | 1.8 | 1.89 | v | |
| CURRENT CONSUMPTION ^{1, 2, 3, 4} | | | | | |
| Comparator Power Supply (Icvdd) | | 126 | 143 | mA | Four ports with 1080p 12-bit |
| | | | 1.0 | mA | Power-Down Mode 1 |
| | | | 1.0 | mA | Power-Down Mode 0 |
| Digital Core Power Supply (IDVDD) | | 167 | 195 | mA | Four ports with 1080p 12-bit |
| | | | 9.0 | mA | Power-Down Mode 1 |
| | | | 6.7 | mA | Power-Down Mode 0 |
| Digital I/O Power Supply (IDVDDIO) | | 1.0 | 2.0 | mA | Four ports with 1080p 12-bit |
| | | | 3.4 | mA | Power-Down Mode 1 |
| | | | 3.3 | mA | Power-Down Mode 0 |
| PLL Power Supply (I _{PVDD}) | | 33.7 | 39.4 | mA | Four ports with 1080p 12-bit |
| | | | 1.7 | mA | Power-Down Mode 1 |
| | | | 1.6 | mA | Power-Down Mode 0 |
| Termination Power Supply (ITVDD) | | 206 | 227 | mA | Four ports with 1080p 12-bit |
| | | | 0.4 | mA | Power-Down Mode 1 |
| | | | 0.4 | mA | Power-Down Mode 0 |
| TX TMDS Output Power Supply (I _{TXAVDD}) | | 21.7 | 25.2 | mA | Four ports with 1080p 12-bit |
| | | | 0.5 | mA | Power-Down Mode 1 |
| | | | 0.3 | mA | Power-Down Mode 0 |
| TX Power Supply (ITXPVDD) | | 6.02 | 6.97 | mA | Four ports with 1080p 12-bit |
| | | | 2.8 | mA | Power-Down Mode 1 |
| | | | 2.8 | mA | Power-Down Mode 0 |
| TX PLL Power Supply (ITXPLVDD) | | 23.2 | 26.5 | mA | Four ports with 1080p 12-bit |
| | | | 1.6 | mA | Power-Down Mode 1 |
| | | | 1.6 | mA | Power-Down Mode 0 |

¹ All maximum current values are guaranteed by characterization to assist in power supply design.
² Typical current consumption values are recorded with nominal voltage supply levels and at room temperature.
³ Maximum current consumption values are recorded with maximum rated voltage supply levels and at room temperature.
⁴ Termination power supply includes TVDD current consumed off chip.

Data Sheet

ABSOLUTE MAXIMUM RATINGS

Table 4.

| 1 4010 1 | |
|---|---|
| Parameter | Rating |
| CVDD to GND | 2.2 V |
| DVDD to GND | 2.2 V |
| PVDD to GND | 2.2 V |
| DVDDIO to GND | 4.0 V |
| TVDD to GND | 4.0 V |
| TXAVDD to GND | 2.2 V |
| TXPVDD to GND | 2.2 V |
| TXPLVDD to GND | 2.2 V |
| Digital Inputs Voltage to GND | GND – 0.3 V to DVDDIO + 0.3 V up to a maximum of 4.0 V |
| 5 V Tolerant Digital Inputs to GND ¹ | 5.5 V |
| Digital Output Voltage to GND | GND – 0.3 V to DVDDIO + 0.3 V up to a maximum of 4.0 V |
| XTAL, XTAL1 Pins | -0.3 V to PVDD to +0.3 V |
| Maximum Junction Temperature (T _{J MAX}) | 125°C |
| Storage Temperature | 150°C |
| Infrared Reflow, Soldering (20 sec) | 260°C |

¹ The following inputs are 3.3 V inputs but are 5 V tolerant: DDCA_SCL, DDCA_SDA, DDCB_SCL, DDCB_SDA, DDCC_SCL, DDCC_SDA, DDCD_SCL, DDCD_SDA, TXDDC_SDA, TXDDC_SCL, HP_CTRLA, HP_CTRLB, HP_CTRLC, HP_CTRLD, HPD_ARC-, 5V_DETA, 5V_DETB, 5V_DETC, 5V_DETD, PWRDN, CEC, ARC+.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL PERFORMANCE

To reduce power consumption when using the ADV7622, turn off the unused sections of the part.

Due to printed circuit board (PCB) metal variation and, thus, variation in PCB heat conductivity, the value of θ_{JA} may differ for various PCBs.

The most efficient measurement solution is obtained using the package surface temperature to estimate the die temperature because this eliminates the variance associated with the θ_{IA} value.

The maximum junction temperature (T_{JMAX}) of 125°C must not be exceeded. The following equation calculates the junction temperature using the measured package surface temperature and applies only when no heat sink is used on the DUT:

$$T_J = T_S + (\Psi_{JT} \times W_{TOTAL})$$

where:

 T_s = the package surface temperature (°C). Ψ_{JT} = 0.6°C/W for a 144-ball LQFP.

$$\begin{split} W_{TOTAL} = ((\text{CVDD} \times \text{I}_{\text{CVDD}}) + (\text{DVDD} \times \text{I}_{\text{DVDD}}) + \\ (\text{PVDD} \times \text{I}_{\text{PVDD}}) + (\text{DVDDIO} \times \text{I}_{\text{DVDDIO}}) + \\ (0.7 \times \text{TVDD} \times \text{I}_{\text{TVDD}}) + (\text{TXAVDD} \times \text{I}_{\text{TXAVDD}}) + \\ (\text{TXPVDD} \times \text{I}_{\text{TXPVDD}}) + (\text{TXPLVDD} \times \text{I}_{\text{TXPLVDD}})) \end{split}$$

Note that for W_{TOTAL} , 5% of TVDD power is dissipated on the part itself.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Туре | Description | |
|---------|----------|---------------|---|--|
| 1 | DDCC_SCL | Digital input | HDCP Slave Serial Clock Port C. DDCC_SCL is a 3.3 V input that is 5 V tolerant. | |
| 2 | CVDD | Power | Receiver Comparator Supply Voltage (1.8 V). | |
| 3 | CGND | Ground | TVDD and CVDD Ground. | |
| 4 | RXC_C- | HDMI input | Digital Input Clock Complement of Port C in the HDMI Interface. | |
| 5 | RXC_C+ | HDMI input | Digital Input Clock True of Port C in the HDMI Interface. | |
| 6 | TVDD | Power | Receiver Terminator Supply Voltage (3.3 V). | |
| 7 | RXC_0- | HDMI input | Digital Input Channel 0 Complement of Port C in the HDMI Interface. | |
| 8 | RXC_0+ | HDMI input | Digital Input Channel 0 True of Port C in the HDMI Interface. | |
| 9 | CGND | Ground | TVDD and CVDD Ground. | |
| 10 | RXC_1- | HDMI input | Digital Input Channel 1 Complement of Port C in the HDMI Interface. | |
| 11 | RXC_1+ | HDMI input | Digital Input Channel 1 True of Port C in the HDMI Interface. | |
| 12 | TVDD | Power | Receiver Terminator Supply Voltage (3.3 V). | |

| Pin No. | Mnemonic | Туре | Description |
|---------|-----------|----------------|---|
| 13 | RXC_2- | HDMI input | Digital Input Channel 2 Complement of Port C in the HDMI Interface. |
| 14 | RXC_2+ | HDMI input | Digital Input Channel 2 True of Port C in the HDMI Interface. |
| 15 | HP_CTRLD | Digital output | Hot Plug Detect for Port D. |
| 16 | 5V_DETD | Digital input | 5 V Detect Pin for Port D in the HDMI Interface. |
| 17 | DGND | Ground | DVDD Ground. |
| 18 | DVDD | Power | Digital Supply Voltage (1.8 V). |
| 19 | DDCD_SDA | Digital I/O | HDCP Slave Serial Data Port D. DDCD_SDA is a 3.3 V input/output that is 5 V tolerant. |
| 20 | DDCD_SCL | Digital input | HDCP Slave Serial Clock Port D. DDCD_SCL is a 3.3 V input that is 5 V tolerant. |
| 21 | CVDD | Power | Receiver Comparator Supply Voltage (1.8 V). |
| 22 | CGND | Ground | TVDD and CVDD Ground. |
| 23 | RXD_C- | HDMI input | Digital Input Clock Complement of Port D in the HDMI Interface. |
| 24 | RXD_C+ | HDMI input | Digital Input Clock True of Port D in the HDMI Interface. |
| 25 | TVDD | Power | Receiver Terminator Supply Voltage (3.3 V). |
| 26 | RXD_0- | HDMI input | Digital Input Channel 0 Complement of Port D in the HDMI Interface. |
| 27 | RXD_0+ | HDMI input | Digital Input Channel 0 True of Port D in the HDMI Interface. |
| 28 | CGND | Ground | TVDD and CVDD Ground. |
| 29 | RXD_1- | HDMI input | Digital Input Channel 1 Complement of Port D in the HDMI Interface. |
| 30 | RXD_1+ | HDMI input | Digital Input Channel 1 True of Port D in the HDMI Interface. |
| 31 | TVDD | Power | Receiver Terminator Supply Voltage (3.3 V). |
| 32 | RXD_2- | HDMI input | Digital Input Channel 2 Complement of Port D in the HDMI Interface. |
| 33 | RXD_2+ | HDMI input | Digital Input Channel 2 True of Port D in the HDMI Interface. |
| 34 | CVDD | Power | Receiver Comparator Supply Voltage (1.8 V). |
| 35 | CGND | Ground | TVDD and CVDD Ground. |
| 36 | TXPVDD | Power | 1.8 V Power Supply for Digital and I/O Power Supply. This pin supplies power to the digital logic and I/Os. It should be filtered and as quiet as possible. |
| 37 | TXPLVDD | Power | 1.8 V Power Supply. |
| 38 | TXGND | Ground | TXPVDD Ground. |
| 39 | TXPGND | Ground | TXPLVDD Ground. |
| 40 | EXT_SWING | Analog input | This pin sets the internal reference currents. Place an 887 Ω resistor (1% tolerance) between this pin and ground. |
| 41 | HPD_ARC- | Analog input | Hot Plug Detect Signal and Audio Return Channel Inverted Input. This pin indicates to the interface whether the receiver is connected. |
| 42 | ARC+ | Analog input | Audio Return Channel (ARC) Input (5 V Tolerant). |
| 43 | TXDDC_SDA | Digital I/O | Serial Port Data I/O to Receiver. This pin serves as the master to the DDC bus. It supports a 5 V CMOS logic level. |
| 44 | TXDDC_SCL | Digital output | Serial Port Data Clock to Receiver. This pin serves as the master clock for the DDC bus. It supports a 5 V CMOS logic level. |
| 45 | TXAVDD | Power | 1.8 V Power Supply for TMDS Outputs. |
| 46 | TXGND | Ground | TXAVDD Ground. |
| 47 | ТХС- | HDMI output | Differential Clock Output. Differential clock output at the TMDS clock rate; supports TMDS logic level. |
| 48 | TXC+ | HDMI output | Differential Clock Output. Differential clock output at the TMDS clock rate; supports TMDS logic level. |
| 49 | TXGND | Ground | TXAVDD Ground. |
| 50 | ТХ0- | HDMI output | Differential Output Channel 0 Complement. Differential output of the red data at $10 \times$ the pixel clock rate; supports TMDS logic level. |
| 51 | TX0+ | HDMI output | Differential Output Channel 0 True. Differential output of the red data at 10× the pixel clock rate; supports TMDS logic level. |
| 52 | TXGND | Ground | TXAVDD Ground. |
| 53 | TX1- | HDMI output | Differential Output Channel 1 Complement. Differential output of the red data at 10× |
| 54 | TX1+ | HDMI output | the pixel clock rate; supports TMDS logic level. Differential Output Channel 1 True. Differential output of the red data at 10× the pixel |
| | | | clock rate; supports TMDS logic level. |
| 55 | TXAVDD | Power | 1.8 V Power Supply for TMDS Outputs. |

| Pin No. | Mnemonic | Туре | Description |
|---------|------------------|----------------|--|
| 56 | TX2- | HDMI output | Differential Output Channel 2 Complement. Differential output of the red data at 10 $	imes$ |
| | | | the pixel clock rate; supports TMDS logic level. |
| 57 | TX2+ | HDMI output | Differential Output Channel 2 True. Differential output of the red data at 10× the pixel clock rate; supports TMDS logic level. |
| 58 | TXGND | Ground | TXAVDD Ground. |
| 59 | CEC | Digital I/O | Consumer Electronics Control Channel (5 V Tolerant). |
| 60 | DGND | Ground | DVDD Ground. |
| 61 | DVDD | Power | Digital Supply Voltage (1.8 V). |
| 62 | ALSB | Digital input | This pin is used to set the I ² C address of the Rx IO and the Tx main map. |
| 63 | <u>cs</u> | Digital input | Chip Select Pin. This pin must be set low or left floating for the chip to process I ² C messages that are destined for the ADV7622. The ADV7622 ignores I ² C messages that it receives if this pin is high. |
| 64 | EP_SCK | Digital output | SPI Clock Interface for the EDID. |
| 65 | EP_CS | Digital output | SPI Chip Selected Interface for the EDID. |
| 66 | EP_MOSI | Digital output | SPI Master Out/Slave In for the EDID. |
| 67 | EP_MISO | Digital input | SPI Master In/Slave Out for the EDID. |
| 68 | MCLK_IN | Digital input | Audio Reference Clock. $128 \times N \times f_s$ with N = 1, 2, 3, or 4. Set to $128 \times sampling$ frequency (f _s), $256 \times f_s$, $384 \times f_s$, or $512 \times f_s$. It supports CMOS logic levels from 1.8 V to 3.3 V. |
| 69 | SCLK_IN | Digital input | I ² S Audio Clock. It supports CMOS logic levels from 1.8 V to 3.3 V. |
| 70 | AP5_IN | Digital input | Audio Input Port 5. It supports CMOS logic levels from 1.8 V to 3.3 V. |
| 71 | AP4_IN | Digital input | Audio Input Port 4. It supports CMOS logic levels from 1.8 V to 3.3 V. |
| 72 | DGNDIO | Ground | DVDDIO Ground. |
| 73 | DVDDIO | Power | Digital I/O Supply Voltage (3.3 V). |
| 74 | AP3_IN | Digital input | Audio Input Port 3. It supports CMOS logic levels from 1.8 V to 3.3 V. |
| 75 | AP2_IN | Digital input | Audio Input Port 2. It supports CMOS logic levels from 1.8 V to 3.3 V. |
| 76 | AP1_IN | Digital input | Audio Input Port 1. It supports CMOS logic levels from 1.8 V to 3.3 V. |
| 77 | AP0_IN | Digital input | Audio Input Port 0. It supports CMOS logic levels from 1.8 V to 3.3 V. |
| 78 | SDATA | Digital I/O | I ² C Port Serial Data Input/Output Pin. SDATA is the data line for the control port. |
| 79 | SCL | Digital input | I ² C Port Serial Clock Input. SCL is the clock line for the control port. |
| 80 | DGND | Ground | DVDD Ground. |
| 81 | DVDD | Power | Digital Supply Voltage (1.8 V). |
| 82 | INT1 (AMUTE1) | Digital output | Interrupt Pin. This pin can be active low or active high. When status bits change, this pin is triggered. The events that trigger an interrupt are under user control. This pin can also output an audio mute signal. |
| 83 | INT2 (AMUTE2) | Digital output | Interrupt Pin. This pin can be active low or active high. When status bits change, this pin is triggered. The events that trigger an interrupt are under user control. This pin can also output an audio mute signal. |
| 84 | INT_TX | Digital output | Interrupt; Open Drain. A 2 k Ω pull-up resistor to the microcontroller I/O supply is recommended. |
| 85 | DGNDIO | Ground | DVDDIO Ground. |
| 86 | DVDDIO | Power | Digital I/O Supply Voltage (3.3 V). |
| 87 | AP0_OUT | Digital output | Audio Output Port 0. |
| 88 | AP1_OUT | Digital output | Audio Output Port 1. |
| 89 | AP2_OUT | Digital output | Audio Output Port 2. |
| 90 | AP3_OUT | Digital output | Audio Output Port 3. |
| 91 | AP4_OUT | Digital output | Audio Output Port 4. |
| 92 | DGND | Ground | Ground for DVDD. |
| 93 | DVDD | Power | Digital Supply Voltage (1.8 V). |
| 94 | AP5_OUT | Digital output | Audio Output Port 5. |
| 95 | SCLK_OUT | Digital output | Audio Serial Clock Output. |
| 96 | MCLK_OUT | Digital output | Audio Master Clock Output. |
| 97 | RESET | Digital input | System Reset Input. Active low. A minimum low reset pulse width of 5 ms is required to reset the ADV7622 circuitry. |
| 98 | PWRDN | Digital input | Active Low Power-Down Pin. If used, this pin should be pulled high to power up the ADV7622. This pin can also be used as an in-system power detect where internal EDID can be powered from a 5 V signal of the HDMI port when it is connected to active equipment. |

| Pin No. | Mnemonic | Туре | Description |
|------------|----------------------|-------------------------|--|
| 99 | PGND | Ground | PVDD Ground. |
| 100 | PVDD | Power | PLL Supply Voltage (1.8 V). |
| 101 | XTAL | Miscellaneous | Input pin for 28.63636 MHz crystal or an external 1.8 V 28.63636 MHz clock oscillator source |
| | | analog | to clock the ADV7622. |
| 102 | XTAL1 | Miscellaneous analog | Crystal Output Pin. This pin should be left floating if a clock oscillator is used. |
| 103 | PVDD | Power | PLL Supply Voltage (1.8 V). |
| 104 | PGND | Ground | PVDD Ground. |
| 105 | HP_CTRLA | Digital output | Hot Plug Detect for Port A. |
| 106 | 5V_DETA | Digital input | 5 V Detect Pin for Port A in the HDMI Interface. |
| 107 | RTERM | Miscellaneous analog | This pin sets the internal termination resistance. A 500 Ω resistor between this pin and ground should be used. |
| 108 | DDCA_SDA | Digital I/O | HDCP Slave Serial Data Port A. DDCA_SDA is a 3.3 V input/output that is 5 V tolerant. |
| 109 | DDCA_SCL | Digital input | HDCP Slave Serial Clock Port A. DDCA_SCL is a 3.3 V input that is 5 V tolerant. |
| 110 | CVDD | Power | Receiver Comparator Supply Voltage (1.8 V). |
| 111 | CGND | Ground | TVDD and CVDD Ground. |
| 112 | RXA_C- | HDMI input | Digital Input Clock Complement of Port A in the HDMI Interface. |
| 113 | RXA_C+ | HDMI input | Digital Input Clock True of Port A in the HDMI Interface. |
| 114 | TVDD | Power | Receiver Terminator Supply Voltage (3.3 V). |
| 115 | RXA_0- | HDMI input | Digital Input Channel 0 Complement of Port A in the HDMI Interface. |
| 116 | RXA_0+ | HDMI input | Digital Input Channel 0 True of Port A in the HDMI Interface. |
| 117 | CGND | Ground | TVDD and CVDD Ground. |
| 118 | RXA_1- | HDMI input | Digital Input Channel 1 Complement of Port A in the HDMI Interface. |
| 119 | RXA_1+ | HDMI input | Digital Input Channel 1 True of Port A in the HDMI Interface. |
| 120 | TVDD | Power | Receiver Terminator Supply Voltage (3.3 V). |
| 121 | RXA_2– | HDMI input | Digital Input Channel 2 Complement of Port A in the HDMI Interface. |
| 122 | RXA_2+ | HDMI input | Digital Input Channel 2 True of Port A in the HDMI Interface. |
| 123 | HP_CTRLB | Digital output | Hot Plug Detect for Port B. |
| 124 | 5V_DETB | Digital input | 5 V Detect Pin for Port B in the HDMI Interface. |
| 125 | DGND | Ground | DVDD Ground. |
| 126 | DVDD | Power | Digital Supply Voltage (1.8 V). |
| 127 | DDCB_SDA DDCB_SCL | Digital I/O | HDCP Slave Serial Data Port B. DDCB_SDA is a 3.3 V input/output that is 5 V tolerant. HDCP Slave Serial Clock Port B. DDCB_SCL is a 3.3 V input that is 5 V tolerant. |
| 128 129 | CVDD | Digital input Power | Receiver Comparator Supply Voltage (1.8 V). |
| 129 | CGND | Ground | TVDD and CVDD Ground. |
| 130 | RXB_C- | HDMI input | Digital Input Clock Complement of Port B in the HDMI Interface. |
| 132 | RXB_C+ | HDMI input | Digital Input Clock True of Port B in the HDMI Interface. |
| 133 | TVDD | Power | Receiver Terminator Supply Voltage (3.3 V). |
| 134 | RXB_0- | HDMI input | Digital Input Channel 0 Complement of Port B in the HDMI Interface. |
| 135 | RXB_0+ | HDMI input | Digital Input Channel 0 True of Port B in the HDMI Interface. |
| 136 | CGND | Ground | TVDD and CVDD Ground. |
| 137 | RXB_1- | HDMI input | Digital Input Channel 1 Complement of Port B in the HDMI Interface. |
| 138 | RXB_1+ | HDMI input | Digital Input Channel 1 True of Port B in the HDMI Interface. |
| 139 | TVDD | Power | Receiver Terminator Supply Voltage (3.3 V). |
| 140 | RXB_2- | HDMI input | Digital Input Channel 2 Complement of Port B in the HDMI Interface. |
| 141 | RXB_2+ | HDMI input | Digital Input Channel 2 True of Port B in the HDMI Interface. |
| 142 | HP_CTRLC | Digital output | Hot Plug Detect for Port C. |
| 143 | 5V_DETC | Digital input | 5 V Detect Pin for Port C in the HDMI Interface. |
| 144 | DDCC_SDA | Digital I/O | HDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input/output that is 5 V tolerant. |

FUNCTIONAL OVERVIEW HDMI RECEIVER

The ADV7622 front end incorporates a 4:1 multiplexed HDMI receiver boasting support for HDMI features including 3D TV, content type bits, and advanced features, such as capability discovery and control. Building on the feature set of existing Analog Devices HDMI devices, the ADV7622 also offers support for all HDTV formats up to 36-bit, 1080p Deep Color and all display resolutions up to UXGA (1600 \times 1200 at 60 Hz).

With the inclusion of HDCP 1.4, displays can receive encrypted video content. The HDMI interface of the ADV7622 allows for authentication of a video receiver, decryption of encoded data at the receiver, and renewability of that authentication during transmission as specified by the HDCP 1.4 protocol. Repeater support is also offered by the ADV7622.

The HDMI receiver offers advanced audio functionality. It supports multichannel I²S audio for up to eight channels. It also supports a 6-DSD channel interface with each channel carrying an over-sampled 1-bit representation of the audio signal as delivered on SACD. The ADV7622 can also receive HBR audio packet streams and output them through the HBR interface in an S/PDIF format conforming to the IEC 60958 standard. S/PDIF is supported via the HPD back channel. The receiver also contains an audio mute controller, which can detect a variety of conditions that may result in audible extraneous noise in the audio output. On detection of these conditions, the audio data can be ramped to prevent audio clicks or pops.

The ADV7622 HDMI receiver incorporates active, programmable equalization of the HDMI data signals that compensates for the high frequency losses inherent in HDMI and DVI cabling, especially at longer lengths and higher frequencies. The receiver also contains a programmable data island packet interrupt generator.

HDMI TRANSMITTER

The ADV7622 features a single HDMI transmitter supporting ARC, 3D TV formats as well as all HDTV formats up to 1080p, 36-bit Deep Color.

Supporting both single-ended and differential modes, the ARC feature simplifies cabling by combining an upstream audio capability in a conventional HDMI cable.

The transmitter features an on-chip MPU with an I²C master to perform HDCP operations and EDID reading operations.

I²C INTERFACE

The ADV7622 supports a 2-wire serial (I²C-compatible) microprocessor bus driving multiple peripherals. The ADV7622 is controlled by an external I²C master device, such as a microcontroller.

OTHER FEATURES

Other features include the following:

- Fully qualified software low level libraries, driver, and application
- Complete input and output audio support
- Programmable interrupt request output pins: INT1, INT2, and INT_TX
- Chip select
- Low power consumption: 1.8 V digital core, 1.8 V analog, and 3.3 V digital input/output, low power power-down mode, and green PC mode
- Temperature range: 0°C to 70°C
- 20 mm × 20 mm, Pb-free, 144-lead LQFP

For more detailed product information about the ADV7622, contact your local Analog Devices sales office.

OUTLINE DIMENSIONS



Figure 6. 144-Lead Low Profile Quad Flat Package [LQFP] (ST-144) Dimensions shown in millimeters

ORDERING GUIDE

| Model ¹ | Temperature Range | Package Description | Package Option |
|--------------------|-------------------|---|----------------|
| ADV7622BSTZ | 0°C to 70°C | 144-Lead Low Profile Quad Flat Package [LQFP] | ST-144 |
| ADV7622BSTZ-RL | 0°C to 70°C | 144-Lead Low Profile Quad Flat Package [LQFP] | ST-144 |
| EVAL-ADV7622EB1Z | | Evaluation Board | |

 1 Z = RoHS Compliant Part.

NOTES

NOTES

I²C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors). HDMI, the HDMI Logo, and High-Definition Multimedia Interface are trademarks or registered trademarks of HDMI Licensing LLC in the United States and other countries.

©2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08727-0-7/13(D)



www.analog.com

Rev. D | Page 16 of 16