

# Async/Page CellularRAM<sup>™</sup> 1.0 Memory MT45W2MW16PGA

# **Features**

- · Asynchronous and page mode interface
- Random access time: 70ns
- VCC, VCCQ voltages:
  - 1.7-1.95V VCC
  - 1.7-3.6V VCCQ
- Page mode read access:
  - 16-word page size
  - Interpage read access: 70ns
  - Intrapage read access: 20ns
- Low power consumption:
  - Asynchronous READ: <20mA
  - Intrapage READ: <15mA
  - Standby: <110µA
- Deep power-down: <10µA (TYP at 25°C)
- Low-power features:
  - Temperature-compensated refresh (TCR)
  - On-chip temperature sensor
  - Partial-array refresh (PAR)
  - Deep power-down (DPD) mode

Options

### Designator

<ul> <li>Configuration</li> </ul>	
• 2 Meg x 16	MT45W2MW16P
Package	
<ul> <li>48-ball VFBGA (green)</li> </ul>	GA
Access time	
• 70ns	-70
<ul> <li>Operating temperature range</li> </ul>	
• Wireless $(-30^{\circ}\text{C to } +85^{\circ}\text{C})^1$	WT
<ul> <li>Industrial (-40°C to +85°C)</li> </ul>	IT
Notes: 130°C exceeds the Cellula	arRAM Workgroup
1.0 specification of -25°C	

Figure 1: 48-Ball VFBGA Ball Assignment



# Part Number Example: MT45W2MW16PGA-70WT

PDF: 09005aef82832fa7 / Source: 09005aef82832f97 32mb\_asyncpage\_cr1\_0\_p24z\_1.fm - Rev. B 5/07 EN

Micron Technology, Inc., reserves the right to change products or specifications without notice. ©2007 Micron Technology, Inc. All rights reserved.

Products and specifications discussed herein are subject to change by Micron without notice.



# **Table of Contents**

Easterna 1
Features
Options1
General Description
Functional Block Diagram
Ball Descriptions
Bus Operations
Part-Numbering Information
Valid Part Number Combinations
Device Marking
Functional Description
Power-Up Initialization
Bus Operating Modes
Asynchronous Mode
Page Mode READ Operation
LB#/UB# Operation
Low-Power Operation
Standby Mode Operation
Temperature-Compensated Refresh
Partial-Array Refresh
Deep Power-Down Operation
Configuration Register Operation
Access Using ZZ#
Software Access to the Configuration Register14
Electrical Characteristics
Maximum and Typical Standby Currents
Timing Diagrams
Package Dimensions



# **List of Figures**

Figure 1:	48-Ball VFBGA Ball Assignment	1
Figure 2:	Functional Block Diagram 2 Meg x 16	5
Figure 3:	Part Number Chart.	8
Figure 4:	Power-Up Initialization Timing.	9
Figure 5:	READ Operation	.10
Figure 6:	WRITE Ôperation	.10
Figure 7:	Page READ Operation	.11
Figure 8:	Software Access PAR Functionality	.13
Figure 9:	Load Configuration Register Operation.	.14
Figure 10:	Software Access Load Configuration Register	.15
Figure 11:	Software Access Read Configuration Register	.15
Figure 12:	Configuration Register Bit Mapping.	.16
Figure 13:	Typical Refresh Current vs. Temperature	.19
Figure 14:	AC Input/Output Reference Waveform	.19
Figure 15:	Output Load Čircuit	
Figure 16:	Power-Up Initialization Period	.22
Figure 17:	Load Configuration Register	
Figure 18:	Deep Power-Down Entry and Exit	.22
Figure 19:	Single READ Operation (WE# = VIH)	.23
Figure 20:	Page Mode READ Operation (WE# = VIH)	
Figure 21:	WRITE Cycle (WE# Control)	
Figure 22:	WRITE Cycle (CE# Control)	.24
Figure 23:	WRITE Cycle (LB#/UB# Control)	.25
Figure 24:	48-Ball VFBGA	.26



# **List of Tables**

VFBGA Ball Descriptions.	.6
Bus Operations	7
32Mb Address Patterns for PAR (CR[4] = 1)	.17
Absolute Maximum Ratings	.17
Electrical Characteristics and Operating Conditions	.18
Partial-Array Refresh Specifications and Conditions	.18
Deep Power-Down Specifications and Conditions	.19
Capacitance Specifications and Conditions	.19
READ Cycle Timing Requirements	.20
WRITE Cycle Timing Requirements	.21
Load Configuration Register Timing Requirements	21
Deep Power-Down Timing Requirements	21
Initialization Timing Parameters	.22
	VFBGA Ball Descriptions. Bus Operations 32Mb Address Patterns for PAR (CR[4] = 1). Absolute Maximum Ratings Electrical Characteristics and Operating Conditions Partial-Array Refresh Specifications and Conditions Deep Power-Down Specifications and Conditions. Capacitance Specifications and Conditions. READ Cycle Timing Requirements. WRITE Cycle Timing Requirements. Load Configuration Register Timing Requirements. Deep Power-Down Timing Requirements. Initialization Timing Parameters



# **General Description**

Micron<sup>®</sup> CellularRAM<sup>™</sup> products are high-speed, CMOS PSRAM memories developed for low-power, portable applications. The MT45W2MW16P is a 32Mb DRAM core device organized as 2 Meg x 16 bits. These devices include the industry-standard, asynchronous memory interface found on other low-power SRAM or pseudo-SRAM offerings.

A user-accessible configuration register (CR) defines how the CellularRAM device performs on-chip refresh and whether page mode read accesses are permitted. This register is automatically loaded with a default setting during power-up and can be updated at any time during normal operation.

For seamless operation on an asynchronous memory bus, CellularRAM products incorporate a transparent self-refresh mechanism. The hidden refresh requires no additional support from the system memory controller and has no significant impact on device read/write performance.

Special attention has been focused on current consumption during self refresh. CellularRAM products include three system-accessible mechanisms to minimize refresh current. Temperature-compensated refresh (TCR) uses an on-chip sensor to adjust the refresh rate to match the device temperature. The refresh rate decreases at lower temperatures to minimize current consumption during standby. Setting sleep enable (ZZ#) to LOW enables one of two low-power modes: partial-array refresh (PAR) or deep power-down (DPD). PAR limits refresh to only that part of the DRAM array that contains essential data. DPD halts refresh operation altogether and is used when no vital information is stored in the device. The system-configurable refresh mechanisms are accessed through the CR.

# **Functional Block Diagram**

### Figure 2: Functional Block Diagram 2 Meg x 16



Note: Functional block diagrams illustrate simplified device operation. See ball description table, bus operations table, and timing diagrams for detailed information.



# **Ball Descriptions**

# Table 1: VFBGA Ball Descriptions

VFBGA Ball Assignment	Symbol	Туре	Description
H6, G2, H1, D3, E4, F4, F3, G4, G3, H5, H4, H3, H2, D4, C4, C3, B4, B3, A5, A4, A3	A[20:0]	Input	Address inputs: Inputs for the address accessed during READ or WRITE operations. The address lines are also used to define the value to be loaded into the CR.
B5	CE#	Input	Chip enable: Activates the device when LOW. When CE# is HIGH, the device is disabled and goes into standby power mode.
A1	LB#	Input	Lower byte enable: DQ[7:0].
A2	OE#	Input	Output enable: Enables the output buffers when LOW. When OE# is HIGH, the output buffers are disabled.
B2	UB#	Input	Upper byte enable: DQ[15:8].
<b>G</b> 5	WE#	Input	Write enable: Enables WRITE operations when LOW.
A6	ZZ#	Input	Sleep enable: When ZZ# is LOW, the CR can be loaded or the device can enter one of two low-power modes (DPD or PAR).
G1, F1, F2, E2, D2, C2, C1, B1, G6, F6, F5, E5, D5, C6, C5, B6	DQ[15:0]	Input/ Output	Data inputs/outputs.
E3	NC		Not internally connected.
D6	Vcc	Supply	Device power supply: (1.7–1.95V) Power supply for device core operation.
E1	VccQ	Supply	I/O power supply: (1.7–3.6V) Power supply for input/output buffers.
E6	Vss	Supply	Vss must be connected to ground.
D1	VssQ	Supply	VssQ must be connected to ground.



# **Bus Operations**

# Table 2:Bus Operations

Mode	Power	CE#	WE#	OE#	LB#/UB#	ZZ#	DQ[15:0] <sup>1</sup>	Notes
Standby	Standby	Н	Х	Х	Х	Н	High-Z	2, 5
Read	Active	L	Н	L	L	Н	Data-out	1, 4
Write	Active	L	L	Х	L	Н	Data-in	1, 3, 4
No operation	Idle	L	Х	Х	Х	Н	Х	4, 5
PAR	Partial-array refresh	Н	Х	Х	Х	L	High-Z	6
DPD	Deep power-down	Н	Х	Х	Х	L	High-Z	6
Load configuration register	Active	L	L	Х	Х	L	High-Z	

Notes: 1. When LB# and UB# are in select mode (LOW), DQ[15:0] are affected. When LB# alone is in select mode, only DQ[7:0] are affected. When UB# alone is in the select mode, only DQ[15:8] are affected.

2. When the device is in standby mode, control inputs (WE#, OE#), address inputs, and data inputs/outputs are internally isolated from any external influence.

3. When WE# is active, the OE# input is internally disabled and has no effect on the I/Os.

4. The device will consume active power in this mode whenever addresses are changed.

5. VIN = VccQ or 0V; all device balls must be static (unswitched) in order to achieve minimum standby current.

6. DPD is enabled when configuration register bit CR[4] is "0"; otherwise, PAR is enabled.



# **Part-Numbering Information**

Micron CellularRAM devices are available in several different configurations and densities (see Figure 3).

#### Figure 3: Part Number Chart



Notes: 1. -30°C exceeds the CellularRAM Workgroup 1.0 specification of -25°C.

### **Valid Part Number Combinations**

After building the part number from the part numbering chart, visit the Micron Web site at www.micron.com/psram to verify that the part number is offered and valid. If the device required is not on this list, contact the factory.

### **Device Marking**

Due to the size of the package, the Micron standard part number is not printed on the top of the device. Instead, an abbreviated device mark consisting of a five-digit alphanumeric code is used. The abbreviated device marks are cross-referenced to the Micron part numbers at the FBGA Part Marking Decoder site, http://www.micron.com/decoder. To view the location of the abbreviated mark on the device, refer to customer service note, CSN-11, "Product Mark/Label," at www.micron.com/csn.



# **Functional Description**

In general, the MT45W2MW16P device is a high-density alternative to SRAM and Pseudo SRAM products, popular in low-power, portable applications. The MT45W2MW16P contains a 33,554,432-bit DRAM core organized as 2,097,152 addresses by 16 bits. These devices include the industry-standard, asynchronous memory interface found on other low-power SRAM or Pseudo SRAM offerings. Page mode accesses are also included as a bandwidth-enhancing extension to the asynchronous read protocol.

# **Power-Up Initialization**

CellularRAM products include an on-chip voltage sensor that is used to launch the power-up initialization process. Initialization will load the CR with its default setting. VCC and VCCQ must be applied simultaneously, and when they reach a stable level above 1.7V, the device will require 150µs to complete its self-initialization process (see Figure 4). During the initialization period, CE# should remain HIGH. When initialization is complete, the device is ready for normal operation.

### Figure 4: Power-Up Initialization Timing



# **Bus Operating Modes**

The MT45W2MW16P CellularRAM product incorporates the industry-standard, asynchronous interface found on other low-power SRAM or Pseudo SRAM offerings. This bus interface supports asynchronous READ and WRITE operations as well as the bandwidth-enhancing page mode READ operation. The specific interface that is supported is defined by the value loaded into the CR.

# Asynchronous Mode

CellularRAM products power up in the asynchronous operating mode. This mode uses the industry-standard SRAM control interface (CE#, OE#, WE#, LB#/UB#). READ operations (Figure 5) are initiated by bringing CE#, OE#, and LB#/UB# LOW while keeping WE# HIGH. Valid data will be driven out of the I/Os after the specified access time has elapsed. WRITE operations (Figure 6) occur when CE#, WE#, and LB#/UB# are driven LOW. During WRITE operations, the level of OE# is a "Don't Care"; WE# will override OE#. The data to be written will be latched on the rising edge of CE#, WE#, or LB#/UB#, whichever occurs first. WE# LOW time must be limited to <sup>t</sup>CEM.



Figure 5: READ Operation



#### Figure 6: WRITE Operation





### Page Mode READ Operation

Page mode is a performance-enhancing extension to the legacy asynchronous READ operation. In page-mode-capable products, an initial asynchronous read access is performed, then adjacent addresses can be quickly read by simply changing the low-order address. Addresses A[3:0] are used to determine the members of the 16-address CellularRAM page. Any change in addresses A[4] or higher will initiate a new <sup>t</sup>AA access. Figure 7 shows the timing diagram for a page mode access.

Page mode takes advantage of the fact that adjacent addresses can be read in a shorter period of time than random addresses. WRITE operations do not include comparable page mode functionality.

The CE# LOW time is limited by refresh considerations. CE# must not stay LOW longer than <sup>t</sup>CEM.

#### Figure 7: Page READ Operation



#### LB#/UB# Operation

The lower byte (LB#) enable and upper byte (UB#) enable signals allow for byte-wide data transfers. During READ operations, enabled bytes are driven onto the DQs. The DQs associated with a disabled byte are put into a High-Z state during a READ operation. During WRITE operations, any disabled bytes will not be transferred to the memory array and the internal value will remain unchanged. During a WRITE cycle, the data to be written is latched on the rising edge of CE#, WE#, LB#, or UB#, whichever occurs first.

When both the LB# and UB# are disabled (HIGH) during an operation, the device will disable the data bus from receiving or transmitting data. Although the device will seem to be deselected, the device remains in an active mode as long as CE# remains LOW.



# **Low-Power Operation**

# **Standby Mode Operation**

During standby, the device current consumption is reduced to the level necessary to perform the DRAM REFRESH operation on the full array. Standby operation occurs when CE# and ZZ# are HIGH.

The device will enter a reduced power state upon completion of READ and WRITE operations where the address and control inputs remain static for an extended period of time. This mode will continue until a change occurs to the address or control inputs.

### **Temperature-Compensated Refresh**

Temperature-compensated refresh (TCR) allows for adequate refresh at different temperatures. This CellularRAM device includes an on-chip temperature sensor. It continually adjusts the refresh rate according to the operating temperature.

### **Partial-Array Refresh**

Partial-array refresh (PAR) restricts REFRESH operation to a portion of the total memory array. This feature enables the system to reduce refresh current by only refreshing that part of the memory array that is absolutely necessary. The refresh options are full array, one-half array, one-quarter array, one-eighth array, or none of the array. Data stored in addresses not receiving refresh will become corrupted. The mapping of these partitions can start at either the beginning or the end of the address map (Table 3 on page 17). READ and WRITE operations are ignored during PAR operation.

The device only enters PAR mode if the SLEEP bit in the CR has been set HIGH (CR[4] = 1). PAR can be initiated by bring the ZZ# ball to the LOW state for longer than 10 $\mu$ s. Returning ZZ# to HIGH will cause an exit from PAR and the entire array will be immediately available for READ and WRITE operations.

Alternatively, PAR can be initiated using the CR software access sequence (see "Software Access to the Configuration Register" on page 14). PAR is enabled immediately upon setting CR[4] to "1" using this method. However, using software access to write to the CR alters the function of ZZ# so that ZZ# LOW no longer initiates PAR, although ZZ# continues to enable WRITEs to the CR. This functional change persists until the next time the device is powered up (see Figure 8 on page 13).



Figure 8: Software Access PAR Functionality



### **Deep Power-Down Operation**

Deep power-down (DPD) operation disables all refresh-related activity. This mode is used when the system does not require the storage provided by the CellularRAM device. Any stored data will become corrupted when DPD is entered. When refresh activity has been re-enabled, the CellularRAM device will require 150µs to perform an initialization procedure before normal operations can resume. READ and WRITE operations are ignored during DPD operation.

The device can only enter DPD if the SLEEP bit in the CR has been set LOW (CR[4] = 0). DPD is initiated by bringing ZZ# to the LOW state for longer than  $10\mu$ s. Returning ZZ# to HIGH will cause the device to exit DPD and begin a  $150\mu$ s initialization process. During this  $150\mu$ s period, the current consumption will be higher than the specified standby levels but considerably lower than the active current specification.

Driving ZZ# LOW will place the device in the PAR mode if the SLEEP bit in the CR has been set HIGH (CR[4] = 1).

The device should not be put into DPD using CR software access.



# **Configuration Register Operation**

The configuration register (CR) defines how the CellularRAM device performs its transparent self refresh. Altering the refresh parameters can dramatically reduce current consumption during standby mode. Page mode control is also embedded into the CR. This register can be updated any time the device is operating in a standby state. Figure 12 on page 16 describes the control bits used in the CR. At power-up, the CR is set to 0010h.

# Access Using ZZ#

The CR can be loaded using a WRITE operation immediately after ZZ# makes a HIGHto-LOW transition (see Figure 9). The values placed on addresses A[19:0] are latched into the CR on the rising edge of CE# or WE#, whichever occurs first. LB#/UB# are "Don't Care." Access using ZZ# is WRITE only.





### Software Access to the Configuration Register

The contents of the CR can either be read or modified using a software sequence. The nature of this access mechanism may eliminate the need for the ZZ# ball.

If the software mechanism is used, ZZ# can simply be tied to VccQ. The port line typically used for ZZ# control purposes will no longer be required. However, ZZ# should not be tied to VccQ if the system will use DPD; DPD cannot be enabled or disabled using the software access sequence.

The CR is loaded using a four-step sequence consisting of two READ operations followed by two WRITE operations (see Figure 10 on page 15). The read sequence is virtually identical except that an asynchronous READ is performed during the fourth operation (see Figure 11 on page 15). Note that a third READ cycle of the highest address will cancel the access sequence until a different address is read.

The address used during all READ and WRITE operations is the highest address of the CellularRAM device being accessed (1FFFFFh for 32Mb); the content of this address is not changed by using this sequence. The data bus is used to transfer data into or out of bits 15–0 of the CR.

Writing to the CR using the software sequence modifies the function of the ZZ# ball. After the software sequence loads the CR, the level of the ZZ# ball no longer enables PAR operation. PAR operation will be updated whenever the software sequence loads a new value into the CR. This ZZ# functionality will continue until the next time the device is powered-up. The operation of the ZZ# ball is not affected if the software sequence is only used to read the contents of the CR. The use of the software sequence does not affect the ability to perform the standard (ZZ#-controlled) method of loading the CR.



#### Figure 10: Software Access Load Configuration Register



#### Figure 11: Software Access Read Configuration Register





#### Figure 12: Configuration Register Bit Mapping



#### Partial-Array Refresh (CR[2:0]) Default = Full-Array Refresh

The PAR bits restrict REFRESH operation to a portion of the total memory array. This feature allows the system to reduce current by only refreshing that part of the memory array required by the host system. The refresh options are full array, one-half array, one-quarter array, one-eighth array, or none of the array. The mapping of these partitions can start at either the beginning or the end of the address map (see Table 3 on page 17).

#### Sleep Mode (CR[4]) Default = PAR Enabled, DPD Disabled

The sleep mode bit determines which low-power mode is to be entered when ZZ# is driven LOW. If CR[4] = 1, PAR operation is enabled. If CR[4] = 0, DPD operation is enabled. PAR can also be enabled directly by writing to the CR using the software access sequence. Note that this then disables ZZ# initiation of PAR. DPD cannot be enabled or disabled using the software access sequence; this should only be done using ZZ# to access the CR.

DPD operation disables all refresh-related activity. This mode will be used when the system does not require the storage provided by the CellularRAM device. Any stored data will become corrupted when DPD is enabled. When refresh activity has been re-enabled, the CellularRAM device will require  $150\mu s$  to perform an initialization procedure before normal operation can resume. DPD should not be enabled using CR software access.



#### Page Mode READ Operation (CR[7]) Default = Disabled

The page mode operation bit determines whether page mode READ operations are enabled. In the power-up default state, page mode is disabled.

CR[2]	CR[1]	CR[0]	Active Section	Address Space	Size	Density
0	0	0	Full die	000000h-1FFFFFh	2 Meg x 16	32Mb
0	0	1	One-half of die	000000h-0FFFFFh	1 Meg x 16	16Mb
0	1	0	One-quarter of die	000000h-07FFFh	512K x 1 <b>6</b>	8Mb
0	1	1	One-eighth of die	000000h-03FFFFh	256K x 16	4Mb
1	0	0	None of die	0	0 Meg x 16	0Mb
1	0	1	One-half of die	100000h–1FFFFFh	1 Meg x 16	16Mb
1	1	0	One-quarter of die	180000h–1FFFFFh	512K x 16	8Mb
1	1	1	One-eighth of die	1C0000h–1FFFFFh	256K x 16	4Mb

#### Table 3:32Mb Address Patterns for PAR (CR[4] = 1)

# **Electrical Characteristics**

Stresses greater than those listed in Table 4 may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### Table 4: Absolute Maximum Ratings

Parameter	Rating
Voltage to any ball except Vcc, VccQ relative to Vss	-0.5V to (4.0V or VccQ + 0.3V, whichever is less)
Voltage on Vcc supply relative to Vss	–0.2V to +2.45V
Voltage on VccQ supply relative to Vss	-0.2V to +4.0V
Storage temperature	–55°C to +150°C
Operating temperature (case)	
Wireless <sup>1</sup>	-30°C to +85°C
	-40°C to +85°C
Soldering temperature and time 10 seconds (solder ball only)	260°C

Notes: 1. -30°C exceeds the CellularRAM Workgroup 1.0 specification of -25°C.



#### Table 5:Electrical Characteristics and Operating Conditions

Wireless temperature <sup>1</sup> ( $-30^{\circ}C \le T_{c} \le +85^{\circ}C$ )	Industrial temperature (-40°C < T <sub>C</sub> < +85°C)

Description	Conditions	Symbol		Min	Max	Units	Notes
Supply voltage		Vcc		1.7	1.95	V	
I/O supply voltage		VccQ		1.7	3.6	V	
Input high voltage		Vih		1.4	VccQ + 0.2	V	2, 3
Input low voltage		VIL		-0.2	+0.4	V	4
Output high voltage	Iон = –0.2mA	Vон		0.8 VccQ		V	
Output low voltage	IOL = 0.2mA	Vol			0.2 VccQ	V	
Input leakage current	VIN = 0 to VccQ	<b>I</b> LI			1	μA	
Output leakage current	OE# = Viн or Chip disabled	Ilo			1	μΑ	
Operating Current							
Asynchronous random READ/WRITE	VIN = VccQ or 0V Chip enabled; lout = 0	lcc1	-70		20	mA	5
Asynchronous page READ		Icc1P	-70		15	mA	5
Standby current	VIN = VccQ or 0V CE# = VccQ	ISB			110	μΑ	6

Notes: 1. -30°C exceeds the CellularRAM Workgroup 1.0 specification of -25°C.

2. Input signals may overshoot to VccQ + 1.0V for periods less than 2ns during transitions.

- VIH (MIN) value is not aligned with CellularRAM Workgroup 1.0 specification of VccQ - 0.4V.
- 4. Input signals may undershoot to Vss 1.0V for periods less than 2ns during transitions.
- 5. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add the current required to drive output capacitance expected in the actual system.
- 6. ISB (MAX) values measured with PAR set to FULL ARRAY and at +85°C. In order to achieve low standby current, all inputs must be driven to VccQ or Vss. ISB may be slightly higher for up to 500ms after power-up or when entering standby mode.

# **Maximum and Typical Standby Currents**

The following table and figure refer to the maximum and typical standby currents for the MT45W2MW16PGA device. The typical values shown in Figure 13 on page 19 are measured with the default on-chip temperature sensor control enabled.

#### Table 6: Partial-Array Refresh Specifications and Conditions

Description	Conditions	Symbol		Symbol		Symbol		Array Partition	Max	Unit
Partial-array refresh	VIN = VccQ or 0V;	IPAR	Standard power	Full	110	μA				
standby current	CE# = VccQ		(no designation)	1/2	105					
				1/4	95					
				1/8	95					
				0	70					

Notes: 1. IPAR (MAX) values measured at 85°C. IPAR might be slightly higher for up to 500ms after changes to the PAR array partition or when entering standby mode. In order to achieve low standby current, all inputs must be driven to either VccQ or Vss.







#### Table 7: Deep Power-Down Specifications and Conditions

Description	Conditions	Symbol	ТҮР	Units
Deep power-down	$VIN = VccQ \text{ or } 0V; +25^{\circ}C$ $ZZ\# = 0V$ $CR[4] = 0$	Izz	10	μΑ

#### Table 8: Capacitance Specifications and Conditions

Description	Conditions	Symbol	Min	Max	Units	Notes
Input capacitance	T <sub>C</sub> = +25°C; f = 1 MHz;	CIN	2.0	<b>6</b> .5	pF	1
Input/output capacitance (DQ)	VIN = 0V	CIO	3.0	<b>6</b> .5	pF	1

Notes: 1. These parameters are verified in device characterization and are not 100-percent tested.

#### Figure 14: AC Input/Output Reference Waveform



- Notes: 1. AC test inputs are driven at VccQ for a logic 1 and VssQ for a logic 0. Input rise and fall times (10 percent to 90 percent) < 1.6ns.
  - 2. Input timing begins at Vcc/2. Due to the possibility of a difference between Vcc and VccQ, the input test point may not be shown to scale.
  - 3. Output timing ends at VccQ/2.



### Figure 15: Output Load Circuit



### Table 9: READ Cycle Timing Requirements

		-70			
Parameter	Symbol	Min	Max	Units	Notes
Address access time	<sup>t</sup> AA		70	ns	
Page access time	<sup>t</sup> APA		20	ns	
LB#/UB# access time	<sup>t</sup> BA		70	ns	
LB#/UB# disable to High-Z output	<sup>t</sup> BHZ		8	ns	2
LB#/UB# enable to Low-Z output	<sup>t</sup> BLZ	10		ns	1
Maximum CE# pulse width	<sup>t</sup> CEM		8	μs	3
Chip select access time	<sup>t</sup> CO		70	ns	
Chip disable to High-Z output	<sup>t</sup> HZ		8	ns	2
Chip enable to Low-Z output	<sup>t</sup> LZ	10		ns	1
Output enable to valid output	<sup>t</sup> OE		20	ns	
Output hold from address change	<sup>t</sup> OH	5		ns	
Output disable to High-Z output	<sup>t</sup> OHZ		8	ns	2
Output enable to Low-Z output	<sup>t</sup> OLZ	5		ns	1
Page cycle time	<sup>t</sup> PC	20		ns	
Read cycle time	<sup>t</sup> RC	70		ns	

Notes: 1. High-Z to Low-Z timings are tested with the circuit shown in Figure 15 on page 20. The Low-Z timings measure a 100mV transition away from the High-Z (VccQ/2) level toward either VOH or VoL.

2. Low-Z to High-Z timings are tested with the circuit shown in Figure 15 on page 20. The High-Z timings measure a 100mV transition from either VOH or VOL toward VccQ/2.

3. Page mode enabled only.



Table 10:	WRITE C	vcle Timina	Requirements
		<i>J</i>	noquin onnonno

		-70			
Parameter	Symbol	Min	Мах	Units	Notes
Address setup time	<sup>t</sup> AS	0		ns	
Address valid to end of write	<sup>t</sup> AW	70		ns	
Byte select to end of write	<sup>t</sup> BW	70		ns	
CE# HIGH time during write	<sup>t</sup> CPH	5		ns	
Chip enable to end of write	<sup>t</sup> CW	70		ns	
Data hold from write time	<sup>t</sup> DH	0		ns	
Data write setup time	<sup>t</sup> DW	23		ns	
Chip enable to Low-Z output	<sup>t</sup> LZ	10		ns	1
End write to Low-Z output	<sup>t</sup> OW	5		ns	1
WRITE cycle time	<sup>t</sup> WC	70		ns	
Write to High-Z output	<sup>t</sup> WHZ		8	ns	2
Write pulse width	<sup>t</sup> WP	46		ns	3
Write pulse width HIGH	<sup>t</sup> WPH	10		ns	
Write recovery time	<sup>t</sup> WR	0		ns	

Notes: 1. High-Z to Low-Z timings are tested with the circuit shown in Figure 15 on page 20. The Low-Z timings measure a 100mV transition away from the High-Z (VccQ/2) level toward either VOH or VOL.

- 2. Low-Z to High-Z timings are tested with the circuit shown in Figure 15 on page 20. The High-Z timings measure a 100mV transition from either VOH or VOL toward VccQ/2.
- 3. WE# LOW time must be limited to  $^{t}\text{CEM}$  (8µs).

### Table 11: Load Configuration Register Timing Requirements

	-70				
Description	Symbol	Min	Мах	Units	
Address setup time	<sup>t</sup> AS	0		ns	
Address valid to end of write	<sup>t</sup> AW	70		ns	
Chip deselect to ZZ# LOW	<sup>t</sup> CDZZ	5		ns	
Chip enable to end of write	<sup>t</sup> CW	70		ns	
WRITE cycle time	<sup>t</sup> WC	70		ns	
Write pulse width	<sup>t</sup> WP	40		ns	
Write recovery time	<sup>t</sup> WR	0		ns	
ZZ# LOW to WE# LOW	<sup>t</sup> ZZWE	10	500	ns	

#### Table 12: Deep Power-Down Timing Requirements

		-7		
Description	Symbol	Min	Max	Units
Chip deselect to ZZ# LOW	<sup>t</sup> CDZZ	5		ns
Deep power-down recovery	<sup>t</sup> R	150		μs
Minimum ZZ# pulse width	<sup>t</sup> ZZ (MIN)	10		μs



# **Timing Diagrams**

### Figure 16: Power-Up Initialization Period



#### Table 13: Initialization Timing Parameters

		-70		
Parameter	Symbol	Min	Max	Units
Initialization period (required before normal operations)	<sup>t</sup> PU	150		μs

# Figure 17: Load Configuration Register



#### Figure 18: Deep Power-Down Entry and Exit





Figure 19: Single READ Operation (WE# = VIH)



# Figure 20: Page Mode READ Operation (WE# = VIH)





Figure 21: WRITE Cycle (WE# Control)



Figure 22: WRITE Cycle (CE# Control)





# Figure 23: WRITE Cycle (LB#/UB# Control)





# Package Dimensions

#### Figure 24: 48-Ball VFBGA



- Notes: 1. All dimensions are in millimeters.
  - 2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.
  - 3. The MT45W2MW16PGA uses "green" packaging.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 prodmktg@micron.com www.micron.com Customer Comment Line: 800-932-4992 Micron, the M logo, and the Micron logo are trademarks of Micron Technology, Inc. CellularRAM is a trademark of Micron Technology, Inc., inside the U.S. and a trademark of Qimonda AG outside the U.S. All other trademarks are the property of their respective owners. This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.