


GENERAL DESCRIPTION

The 83904-02 is a low skew, high performance 1-to-4 Crystal-to-LVCMOS Fanout Buffer. The 83904-02 has selectable single-ended clock or two crystal-oscillator inputs. There is an output enable to disable the outputs by placing them into a high-impedance state.

Guaranteed output and part-to-part skew characteristics make the 83904-02 ideal for those applications demanding well defined performance and repeatability.

BLOCK DIAGRAM



FEATURES

- Four LVCMOS/LVTTL outputs, $19\Omega \text{ typical output impedance } @ \text{ V}_{\tiny DD} = \text{V}_{\tiny DDO} = 3.3 \text{V}$
- Two Crystal oscillator input pairs One LVCMOS/LVTTL clock input
- Crystal input frequencry range: 12MHz 38.88MHz
- Output frequency: 200MHz (maximum)
- Output Skew: 40ps (maximum) @ V_{DD} = V_{DDD} = 3.3V
- RMS phase jitter @ 25MHz output, using a 25MHz crystal (100Hz - 1MHz): 0.16ps (typical) @ V_{DD} = V_{DDD} = 3.3V
- RMS phase noise at 25MHz:

| Offset | Noise Power |
|--------|--------------|
| 100Hz | 118.4 dBc/Hz |
| 1kHz | 141.5 dBc/Hz |
| 10kHz | 157.2 dBc/Hz |
| 100kHz | 157.2 dBc/Hz |

Supply Voltage Modes:

(Core/Output)

3.3V/3.3V

3.3V/2.5V


3.3V/1.8V

2.5V/2.5V

2.5V/1.8V

- 0°C to 70°C ambient operating temperature
- Available in lead-free (RoHS 6) package

PIN ASSIGNMENT



83904-02 16-Lead TSSOP 4.4mm x 5.0mm x 0.92mm package body G Package Top View



TABLE 1. PIN DESCRIPTIONS

| Number | Name | Т | уре | Description | |
|----------------|------------------------|--------|----------|--|--|
| 1, 7 | CLK_SEL0, CLK_SEL1 | Input | Pulldown | Clock select inputs. See Table 3, Input Reference Function Table. LVCMOS / LVTTL interface levels. | |
| 2, 3 | XTAL_OUT0, XTAL_IN0 | Input | | Crystal oscillator interface. XTAL_IN0 is the input. XTAL_OUT0 is the output. | |
| 4 | $V_{_{DD}}$ | Power | | Positive supply pin. | |
| 5, 6 | XTAL_IN1, XTAL_OUT1 | Input | | Crystal oscillator interface. XTAL_IN1 is the input. XTAL_OUT1 is the output. | |
| 8 | CLK | Input | Pulldown | Single-ended clock input. LVCMOS/LVTTL interface levels. | |
| 9 | OE | Input | Pullup | Output enable. When LOW, outputs are in HIGH impedance state. When HIGH, outputs are active. LVCMOS / LVTTL interface levels. | |
| 10, 16 | V _{DDO} | Power | | Output supply pins. | |
| 11, 12, 14, 15 | Q3, Q2, Q1, Q0 | Output | | Single-ended clock outputs. LVCMOS/LVTTL interface levels. | |
| 13 | GND | Power | | Power supply ground. | |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|--|---------------------------|---------|---------|---------|-------|
| C _{IN} | Input Capacitance | | | 4 | | pF |
| R | Input Pullup Resistor | | | 51 | | kΩ |
| R | Input Pulldown Resistor | | | 51 | | kΩ |
| | 5 5 | V _{DDO} = 3.465V | | 8 | | pF |
| C _{PD} | Power Dissipation Capacitance (per output) | $V_{_{DDO}} = 2.625V$ | | 7 | | pF |
| | (por output) | V _{DDO} = 2.0V | | 7 | | pF |
| | | V _{DDO} = 3.3V | | 19 | | Ω |
| R _{оит} | Output Impedance | V _{DDO} = 2.5V | | 21 | | Ω |
| | | V _{DDO} = 1.8V | | 32 | | Ω |

TABLE 3. INPUT REFERENCE FUNCTION TABLE

| Contro | l Inputs | Reference |
|----------|----------|-----------------|
| CLK_SEL1 | CLK_SEL0 | nelelelice |
| 0 | 0 | XTAL0 (default) |
| 0 | 1 | XTAL1 |
| 1 | 0 | CLK |
| 1 | 1 | CLK |



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V_{DD} = 0.5V to V_{DD} + 0.5 V Outputs, V_{DD} = 0.5V to V_{DDD} + 0.5V

Package Thermal Impedance, $\theta_{_{JA}} - 100.3^{\circ}\text{C/W}$ (0 mps)

Storage Temperature, $T_{s_{TG}}$ -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDD} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-----------------------|----------------------------------|---------|---------|---------|-------|
| V _{DD} | Power Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| V | Output Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| | Power Supply Current | No Load & XTALx selected @ 12MHz | | | 7 | mA |
| DD | Power Supply Current | No Load & CLK selected | | | 1 | mA |
| I _{DDO} | Output Supply Current | No Load & CLK selected | | | 1 | mA |

Table 4B. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDD} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-----------------------|----------------------------------|---------|---------|---------|-------|
| V _{DD} | Power Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| V | Output Supply Voltage | | 2.375 | 2.5 | 2.625 | V |
| | Power Supply Current | No Load & XTALx selected @ 12MHz | | | 7 | mA |
| DD | Power Supply Current | No Load & CLK selected | | | 1 | mA |
| I _{DDO} | Output Supply Current | No Load & CLK selected | | | 1 | mA |

Table 4C. Power Supply DC Characteristics, $V_{dd} = 3.3V \pm 5\%$, $V_{ddd} = 1.8V \pm 0.2V$, Ta = 0°C to 70°C to

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|-----------------------|----------------------------------|---------|---------|---------|-------|
| V _{DD} | Power Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| V | Output Supply Voltage | | 1.6 | 1.8 | 2.0 | ٧ |
| | Power Supply Current | No Load & XTALx selected @ 12MHz | | | 7 | mA |
| DD | Power Supply Current | No Load & CLK selected | | | 1 | mA |
| DDO | Output Supply Current | No Load & CLK selected | | | 1 | mA |

Table 4D. Power Supply DC Characteristics, $V_{DD} = V_{DDD} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|-----------------------|----------------------------------|---------|---------|---------|-------|
| V _{DD} | Power Supply Voltage | | 2.375 | 2.5 | 2.625 | V |
| V | Output Supply Voltage | | 2.375 | 2.5 | 2.625 | V |
| | Power Cupply Current | No Load & XTALx selected @ 12MHz | | | 3 | mA |
| DD | Power Supply Current | No Load & CLK selected | | | 1 | mA |
| DDO | Output Supply Current | No Load & CLK selected | | | 1 | mA |



Table 4E. Power Supply DC Characteristics, $V_{dd} = 2.5V \pm 5\%$, $V_{ddd} = 1.8V \pm 0.2V$, Ta = 0°C to 70°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-----------------------|----------------------------------|---------|---------|---------|-------|
| V _{DD} | Power Supply Voltage | | 2.375 | 2.5 | 2.625 | V |
| V _{DDO} | Output Supply Voltage | | 1.6 | 1.8 | 2.0 | V |
| | Power Cumply Current | No Load & XTALx selected @ 12MHz | | | 3 | mA |
| DD | Power Supply Current | No Load & CLK selected | | | 1 | mA |
| I _{DDO} | Output Supply Current | No Load & CLK selected | | | 1 | mA |

Table 4F. DC Characteristics, $T_A = 0$ °C to 70°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|--------------------|---------------------|---|---------|---------|-----------------------|-------|
| \/ | Input High Voltage | | $V_{_{DD}} = 3.3V \pm 5\%$ | 2.2 | | V _{DD} + 0.3 | V |
| V _{IH} | Imput High Voltage | | $V_{_{DD}} = 2.5V \pm 5\%$ | 1.6 | | V _{DD} + 0.3 | V |
| V | Input Low Voltage | | $V_{_{DD}} = 3.3V \pm 5\%$ | -0.3 | | 1.3 | V |
| V | Imput Low Voltage | | $V_{_{DD}} = 2.5V \pm 5\%$ | -0.3 | | 0.9 | V |
| I _{IH} | Input High Current | CLK, CLK_ SEL0:1 | $V_{DD} = 3.3 \text{V or } 2.5 \text{V} \pm 5\%$ | | | 150 | μA |
| IH IH | н | OE | $V_{DD} = 3.3 \text{V or } 2.5 \text{V} \pm 5\%$ | | | 5 | μΑ |
| I _{IL} | Input Low Current | CLK, CLK_ SEL0:1 | $V_{DD} = 3.3 \text{V or } 2.5 \text{V} \pm 5\%$ | -5 | | | μA |
| | | OE | $V_{DD} = 3.3 \text{V or } 2.5 \text{V} \pm 5\%$ | -150 | | | μA |
| | | | $V_{_{\rm DDO}} = 3.3V \pm 5\%; \text{ NOTE 1}$ | 2.6 | | | V |
| V _{OH} | Output HighVoltage | | V _{DDO} = 2.5V ± 5%; NOTE 1 | 1.8 | | | V |
| | | | $V_{DDO} = 1.8V \pm 0.2V$; NOTE 1 | 1.2 | | | V |
| | Output Low Voltage | | $V_{DDO} = 3.3V \pm 5\%$; NOTE 1 | | | 0.6 | V |
| V _{OL} | | | $V_{_{\rm DDO}} = 2.5 \text{V} \pm 5\%; \text{ NOTE 1}$ | | | 0.5 | V |
| | | | $V_{DDO} = 1.8V \pm 0.2V; NOTE 1$ | | | 0.4 | V |

NOTE 1: Outputs terminated with 50Ω to $V_{_{DDO}}/2$. See Parameter Measurement section, "Load Test Circuit" diagrams.

TABLE 5. CRYSTAL CHARACTERISTICS

| Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------------------------|-----------------|-------------|---------|---------|-------|
| Mode of Oscillation | | Fundamental | | | |
| Frequency | | 12 | | 38.88 | MHz |
| Equivalent Series Resistance (ESR) | | | | 50 | Ω |
| Shunt Capacitance | | | | 7 | pF |
| Drive Level | | | | 1 | mW |



Table 6A. AC Characteristics, $V_{DD} = V_{DDD} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|--------------------------------------|-----------------|---|---------|---------|---------|-------|
| 4 | Output Fraguanay | w/external XTAL | | 12 | | 38.88 | MHz |
| MAX | Output Frequency | w/external CLK | | | | 200 | MHz |
| tp _{LH} | Propagation Delay, Low-to-High; NOTE | | | 1.4 | 1.9 | 2.4 | ns |
| tsk(o) | Output Skew; NOTE 2 | | | | | 40 | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 2, 3 | | | | | 700 | ps |
| <i>t</i> jit(Ø) | RMS Phase Jitter, F NOTE 2, 4 | Random; | 25MHz, Integration Range: 100Hz – 1MHz | | 0.16 | | ps |
| t _R / t _F | Output Rise/Fall Tir | ne | 20% to 80% | 100 | | 800 | ps |
| odc | Output | w/external XTAL | | 45 | | 55 | % |
| louc | Duty Cycle | w/external CLK | f < 150MHz | 46 | | 54 | % |
| t _{en} | Output Enable Time; NOTE 5 | | | | | 10 | ns |
| t | Output Disable Tim | e; NOTE 5 | | | | 10 | ns |

NOTE 1: Measured from $V_{\tiny DD}/2$ of the input to $V_{\tiny DDO}/2$ of the output.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs on different devices operating a the same supply voltages and

with equal load conditions. Using the same type of input on each device, the output is measured at V_{ppc}/2.

NOTE 4: Phase jitter is dependent on the input source used.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.

Table 6B. AC Characteristics, $V_{_{DD}} = 3.3 \text{V} \pm 5\%, V_{_{DDO}} = 2.5 \text{V} \pm 5\%, \text{Ta} = 0^{\circ}\text{C}$ to 70°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|--|-----------------|---|---------|---------|---------|-------|
| £ | Output Fraguanay | w/external XTAL | | 12 | | 38.88 | MHz |
| MAX | Output Frequency | w/external CLK | | | | 200 | MHz |
| tp _{LH} | Propagation Delay, Low-to-High; NOTE | | | 1.5 | 2.0 | 2.5 | ns |
| tsk(o) | Output Skew; NOTE 2 | | | | | 40 | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 2, 3 | | | | | 700 | ps |
| tjit(Ø) | RMS Phase Jitter, Random; NOTE 2, 4 | | 25MHz, Integration Range: 100Hz - 1MHz | | 0.16 | | ps |
| t _R / t _F | Output Rise/Fall Time | | 20% to 80% | 100 | | 800 | ps |
| odc | Output | w/external XTAL | | 45 | | 55 | % |
| louc | Duty Cycle | w/external CLK | f < 150MHz | 46 | | 54 | % |
| t _{en} | Output Enable Time; NOTE 5 | | | | | 10 | ns |
| t | Output Disable Time; NOTE 5 | | | | | 10 | ns |

NOTE 1: Measured from V_{DD}/2 of the input to V_{DDD}/2 of the output. NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs on different devices operating a the same supply voltages and

with equal load conditions. Using the same type of input on each device, the output is measured at $V_{ppo}/2$.

NOTE 4: Phase jitter is dependent on the input source used.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.



Table 6C. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, Ta = 0°C to 70°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|--|-----------------|---|---------|---------|---------|-------|
| £ | Output Frequency | w/external XTAL | | 12 | | 38.88 | MHz |
| MAX | | w/external CLK | | | | 200 | MHz |
| tp _{LH} | Propagation Delay, Low-to-High; NOTE | | | 1.7 | 2.2 | 2.7 | ns |
| tsk(o) | Output Skew; NOTE 2 | | | | | 40 | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 2, 3 | | | | | 700 | ps |
| tjit(Ø) | RMS Phase Jitter, Random; NOTE 2, 4 | | 25MHz, Integration Range: 100Hz - 1MHz | | 0.16 | | ps |
| t _R / t _F | Output Rise/Fall Time | | 20% to 80% | 100 | | 1000 | ps |
| odc | Output | w/external XTAL | | 45 | | 55 | % |
| louc | Duty Cycle | w/external CLK | f < 150MHz | 46 | | 54 | % |
| t _{en} | Output Enable Time; NOTE 5 | | | | | 10 | ns |
| t | Output Disable Time; NOTE 5 | | | | | 10 | ns |

NOTE 1: Measured from V_{DD}/2 of the input to V_{DDD}/2 of the output. NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs on different devices operating a the same supply voltages and

with equal load conditions. Using the same type of input on each device, the output is measured at V_{ppd}/2.

NOTE 4: Phase jitter is dependent on the input source used.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.

Table 6D. AC Characteristics, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|--|-----------------|---|---------|---------|---------|-------|
| | Output Frequency | w/external XTAL | | 12 | | 38.88 | MHz |
| MAX | | w/external CLK | | | | 200 | MHz |
| tp_LH | Propagation Delay, Low-to-High; NOTE | | | 1.5 | 2.2 | 3.0 | ns |
| tsk(o) | Output Skew; NOTE 2 | | | | | 40 | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 2, 3 | | | | | 700 | ps |
| <i>t</i> jit(Ø) | RMS Phase Jitter, Random; NOTE 2, 4 | | 25MHz, Integration Range: 100Hz - 1MHz | | 0.20 | | ps |
| t _R / t _F | Output Rise/Fall Tir | ne | 20% to 80% | 100 | | 800 | ps |
| odc | Output | w/external XTAL | | 45 | | 55 | % |
| lode | Duty Cycle | w/external CLK | f < 150MHz | 48 | | 52 | % |
| t _{EN} | Output Enable Time; NOTE 5 | | | | | 10 | ns |
| t | Output Disable Time; NOTE 5 | | | | | 10 | ns |

NOTE 1: Measured from $V_{DD}/2$ of the input to $V_{DD}/2$ of the output.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs on different devices operating a the same supply voltages and

with equal load conditions. Using the same type of input on each device, the output is measured at V_{ppc}/2.

NOTE 4: Phase jitter is dependent on the input source used.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.



Table 6E. AC Characteristics, $V_{dd} = 2.5V \pm 5\%$, $V_{dd0} = 1.8V \pm 0.2V$, Ta = 0°C to 70°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|--|-----------------|---|---------|---------|---------|-------|
| £ | Output Frequency | w/external XTAL | | 12 | | 38.88 | MHz |
| MAX | | w/external CLK | | | | 200 | MHz |
| tp _{LH} | Propagation Delay, Low-to-High; NOTE | | | 1.7 | 2.5 | 3.3 | ns |
| tsk(o) | Output Skew; NOTE 2 | | | | | 40 | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 2, 3 | | | | | 700 | ps |
| tjit(Ø) | RMS Phase Jitter, Random; NOTE 2, 4 | | 25MHz, Integration Range: 100Hz - 1MHz | | 0.19 | | ps |
| t _R / t _F | Output Rise/Fall Time | | 20% to 80% | 100 | | 1000 | ps |
| odc | Output | w/external XTAL | | 45 | | 55 | % |
| louc | Duty Cycle | w/external CLK | f < 150MHz | 46 | | 54 | % |
| t _{EN} | Output Enable Time; NOTE 5 | | | | | 10 | ns |
| t | Output Disable Time; NOTE 5 | | | | | 10 | ns |

NOTE 1: Measured from V_{DD}/2 of the input to V_{DD}/2 of the output. NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 3: Defined as skew between outputs on different devices operating a the same supply voltages and

with equal load conditions. Using the same type of input on each device, the output is measured at $V_{ppo}/2$.

NOTE 4: Phase jitter is dependent on the input source used.


NOTE 5: These parameters are guaranteed by characterization. Not tested in production.









PARAMETER MEASUREMENT INFORMATION






3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT


2.5V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT






3.3V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT

3.3V Core/1.8V OUTPUT LOAD AC TEST CIRCUIT







2.5 CORE/1.8V OUTPUT LOAD AC TEST CIRCUIT

PART-TO-PART SKEW




PARAMETER MEASUREMENT INFORMATION, CONTINUED






OUTPUT **S**KEW

PROPAGATION DELAY





OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

OUTPUT RISE/FALL TIME



APPLICATION INFORMATION

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

CRYSTAL INPUTS

For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from XTAL_IN to ground.

CLK INPUT

For applications not requiring the use of the clock input, it can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from the CLK input to ground.

SELECT PINS

All select pins have internal pull-ups and pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

OUTPUTS:

LVCMOS OUTPUTS

All unused LVCMOS output can be left floating. There should be no trace attached.



CRYSTAL INPUT INTERFACE

Figure 1 shows an example of 83904-02 crystal interface with a parallel resonant crystal. The frequency accuracy can be fine tuned by adjusting the C1 and C2 values. For a parallel crystal with loading capacitance CL = 18pF, we suggest C1 = 15pF and C2 = 15pF to start with. These values may be slightly fine tuned further to optimize the frequency accuracy for different board layouts. Slightly increasing the C1 and C2 values will slightly reduce the frequency. Slightly decreasing the C1 and C2 values will slightly increase the frequency. For the oscillator circuit below, R1 can be used, but is not required. For new designs, it is recommended that R1 not be used.




FIGURE 1. CRYSTAL INPUT INTERFACE

OVERDRIVING THE CRYSTAL INTERFACE

The XTAL_IN input can a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in Figure 2A. The XTAL_OUT pin can be left floating. The maximum amplitude of the input signal should not exceed 2V and the input edge rate can be as slow as 10ns. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched

termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be $100\Omega.$ This can also be accomplished by removing R1 and making R2 $50\Omega.$ By overdring the crystal oscillator, the device will be functional, but note, the device performance is guaranteed by using a quartz crystal.




FIGURE 2A. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE




FIGURE 2A. GENERAL DIAGRAM FOR LVPECL DRIVER TO XTAL INPUT INTERFACE



RELIABILITY INFORMATION

Table 7. $\theta_{_{JA}}$ vs. Air Flow Table for 16 Lead TSSOP

$\theta_{\text{\tiny JA}}$ by Velocity (Linear Feet per Minute)

0 1 2.5

Multi-Layer PCB, JEDEC Standard Test Boards 100.3°C/W 96.0°C/W 93.9°C/W

TRANSISTOR COUNT

The transistor count for 83904-02 is: 205

PACKAGE OUTLINE - G SUFFIX FOR 16 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

| SYMBOL | Millimeters | | | |
|---------|-------------|---------|--|--|
| STWIDOL | Minimum | Maximum | | |
| N | 1 | 6 | | |
| А | | 1.20 | | |
| A1 | 0.05 | 0.15 | | |
| A2 | 0.80 | 1.05 | | |
| b | 0.19 | 0.30 | | |
| С | 0.09 | 0.20 | | |
| D | 4.90 | 5.10 | | |
| E | 6.40 BASIC | | | |
| E1 | 4.30 | 4.50 | | |
| е | 0.65 BASIC | | | |
| L | 0.45 | 0.75 | | |
| α | 0° | 8° | | |
| aaa | | 0.10 | | |

Reference Document: JEDEC Publication 95, MO-153



Table 9. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
|-------------------|----------|---------------------------|--------------------|-------------|
| 83904AG-02LF | 3904A02L | 16 Lead "Lead-Free" TSSOP | tube | 0°C to 70°C |
| 83904AG-02LFT | 3904A02L | 16 Lead "Lead-Free" TSSOP | tape & reel | 0°C to 70°C |



| | REVISION HISTORY SHEET | | | | | | |
|-----|------------------------|----------|---|---------|--|--|--|
| Rev | Table | Page | Description of Change | Date | | | |
| А | Т9 | 12 14 | Updated Overdriving the Crystal Interface section. Ordering Information Table - deleted the "ICS" prefix in the Part/Order Number column and corrected the Temperature column. Updated header/footer. | 9/3/10 | | | |
| Α | Т9 | 14 | Ordering Information - Removed leaded devices. Updated data sheet format. | 3/25/15 | | | |
| Α | Т9 | 14 | Ordering Information - Deleted LF note below table. Updated header and footer. | 3/17/16 | | | |





Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com/go/sales Tech Support www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners.

For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary.

Copyright ©2016 Integrated Device Technology, Inc. All rights reserved