











TPS53015

SLVSBF0C -JULY 2012-REVISED APRIL 2019

TPS53015 4.5-V to 28-V Input, D-CAP2[™] Synchronous Step-Buck Converter With PGOOD

1 Features

- D-CAP2™ mode control
 - Fast transient response
 - No external parts required for loop compensation
 - Compatible with ceramic output capacitors
- High initial reference accuracy (±1%)
- Wide input voltage 4.5 V to 28 V
- Output voltage 0.77 V to 7 V
- Low-side R_{DS(on)} Loss-less current sensing
- · Fixed soft-start time: 1.4 ms
- · Non-sinking pre-biased soft start
- Switching frequency: 500 kHz
- Cycle-by-cycle overcurrent limiting control
- Auto-Skip Eco-Mode[™] for high efficiency at light load
- Power-good output
- OCL/OVP/UVP/UVLO/TSD protections
- Adaptive gate drivers with integrated boost PMOS switch
- Thermally compensated OCP, 4000 ppm/°C
- 10-Pin VSSOP

2 Applications

- Point-of-load regulation in low power systems for wide range of applications
 - Digital TV power supply
 - Networking home terminal
 - Digital set top box (STB)
 - DVD player / recorder
 - Gaming consoles and other

3 Description

The TPS53015 device is a single, adaptive on-time D-CAP2 [™] mode synchronous buck controller. The device enables system designers to complete the suite of various end equipment power bus regulators with cost effective low external component count and low standby current solution. The main control loop for the TPS53015 uses the D-CAP2 mode control which provides a very fast transient response with no external compensation components. The adaptive ontime control supports seamless transition between PWM mode at higher load condition and Eco-mode™ operation at light load. Eco-mode operation allows the device to maintain high efficiency during lighter load conditions. The device is also able to adapt to both low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP and ultralow ESR ceramic capacitors. The device provides convenient and efficient operation with input voltages from 4.5 V to 28 V and output voltage from 0.77 V to 7 V.

The TPS53015 is available in the 3-mm × 3-mm 10-pin VSSOP (DGS) package and is specified for an ambient temperature range of –40°C to 85°C.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|----------|-------------------|
| TPS53015 | DGS (10) | 3.00 mm × 3.00 mm |

For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Application






Table of Contents

| 1 | Features 1 | 7.3 Feature Des | scription | 13 |
|---|--------------------------------------|-------------------|-------------------------|-----------|
| 2 | Applications 1 | 7.4 Device Fund | ctional Modes | 15 |
| 3 | Description 1 | 8 Application and | d Implementation | 16 |
| 4 | Revision History2 | 8.1 Application I | Information | 16 |
| 5 | Pin Configuration and Functions | 8.2 Typical Appl | lication | 17 |
| 6 | Specifications4 | 9 Power Supply | Recommendations | 20 |
| ٠ | 6.1 Absolute Maximum Ratings | 10 Layout | | 20 |
| | 6.2 ESD Ratings | 10.1 Layout Gui | idelines | 20 |
| | 6.3 Recommended Operating Conditions | 10.2 Layout Exa | ample | 21 |
| | 6.4 Thermal Information | 11 Device and Do | cumentation Support | 22 |
| | 6.5 Electrical Characteristics | 11.1 Trademark | ·s | 22 |
| | 6.6 Typical Characteristics 8 | 11.2 Electrostati | ic Discharge Caution | 22 |
| 7 | Detailed Description | 11.3 Glossary | | <u>22</u> |
| • | 7.1 Overview | | ackaging, and Orderable | 0.0 |
| | 7.2 Functional Block Diagram | information | | 22 |
| | | | | |

4 Revision History

| Changes from Revision B (August 2012) to Revision C | Page |
|---|------|
| Update to latest TI documentation standards | 1 |
| Changes from Revision A (July 2012) to Revision B | Page |
| Changed "Adjustable soft-start" to "1.4 ms Fixed soft-start" in Features list | 1 |
| Added "Power Good Output" to Features list | 1 |
| Changed literature number from revision A to revision B | 1 |
| Changed from "SS" to "PG" in the Absolute Maximum Ratings table | |
| Changed from "SS" to "PG" in the Recommended Operating Conditions table | |
| Changed T _{SS} spec from "1.0 ms" to "1.4 ms" Typical | 6 |
| Changed T _{PGDLY} spec from "1.5 ms" to "1.2 ms" | 6 |
| Changed T _{PGCOMPSS} spec from "2.2 ms" to "2.3 ms" | 6 |
| Changed MIN t _{UVPEN} specification from "1.4 ms" to "1.7 ms" | 7 |
| Changed TYP t _{UVPEN} specification from "1.7 ms" to "2.2 ms" | 7 |
| Changed MAX t _{UVPEN} specification from "2.0 ms" to "2.7 ms" | |
| Changed soft-start time from "1.0 ms" to "1.4 ms" in | 14 |
| Changed adjusted reference to UVP delay timing from "1.7 ms" to "2.2 ms" in the section | 14 |
| Added section describing POWER GOOD operation | 15 |


Changes from Original (July 2012) to Revision A

Page

Submit Documentation Feedback



5 Pin Configuration and Functions



Pin Functions

| F | PIN | | DESCRIPTION |
|-------|-----|--------------------|--|
| NAME | NO. | I/O ⁽¹⁾ | DESCRIPTION |
| DRVH | 9 | 0 | High-side N-channel MOSFET gate driver output. SW referenced driver switches between SW(OFF) and VBST(ON). |
| DRVL | 7 | 0 | Low-side N-Channel MOSFET gate driver output. PGND referenced driver switches between PGND(OFF) and VREG5(ON). |
| EN | 4 | I | Enable. Pull high to enable converter. |
| PG | 2 | 0 | Open drain power good output. |
| PGND | 6 | - 1 | System ground. |
| SW | 8 | I/O | Switch node connections for both the high-side driver and overcurrent comparator. |
| VBST | 10 | 1 | High-side MOSFET gate driver bootstrap voltage input. Connect a capacitor from VBST to SW. An internal diode is connected between VREG5 and VBST |
| VFB | 1 | ı | D-CAP2 feedback input. Connect to output voltage with resistor divider. |
| VIN | 5 | I | Supply Input for 5-V linear regulator. Bypass to GND with a minimum 0.1-μF high quality ceramic capacitor. |
| VREG5 | 3 | 0 | Output of 5-V linear regulator and supply for MOSFET driver. Bypass to GND with a minimum 4.7- μ F high-quality ceramic capacitor. VREG5 is active when EN is asserted high. |

⁽¹⁾ I = input, O = output



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

| | | MIN | MAX | UNIT |
|--|----------------------|-------------|-----|------|
| | VIN, EN, SW | -0.3 | 30 | |
| Input valtage renge | VBST | -0.3 | 36 | V |
| Input voltage range | (VBST - SW), VFB | -0.3 | 6 | |
| | SW (10 ns transient) | -3.0 | 30 | |
| | DRVH | -2 | 36 | |
| Output voltogo rongo | DRVH - SW | -0.3 | 6 | V |
| Output voltage range | DRVL, VREG5, PG | -0.3 | 6 | V |
| | PGND | -0.3 | 0.3 | |
| Junction temperature range, T _J | | -40 | 150 | °C |
| Storage temperature, T _{stg} | | - 55 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| V | | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) | ±2000 | \/ |
| V _(ESD) | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±500 | ٧ |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|--|-----------------|------|------|------|
| Supply input voltage range | VIN | 4.5 | 28 | V |
| | VBST | -0.1 | 33.5 | |
| | VBST - SW | -0.1 | 5.5 | |
| Input voltage range | VFB | -0.1 | 5.5 | V |
| | EN | -0.1 | 28 | |
| | SW | -1.0 | 28 | |
| | DRVH | -1.0 | 33.5 | |
| Output Valtage range | DRVH - SW | -0.1 | 5.5 | V |
| Output Voltage range | DRVL, VREG5, PG | -0.1 | 5.5 | V |
| | PGND | -0.1 | 0.1 | |
| Operating free-air temperature, T _A | | -40 | 85 | °C |
| Operating junction temperature, T | _ J | -40 | 125 | °C |

6.4 Thermal Information

| U. T | Thermal information | | |
|--------------------|---|----------|------|
| | | TPS53015 | |
| | THERMAL METRIC ⁽¹⁾ | | UNIT |
| | | 10 PINS | |
| R_{\thetaJA} | Junction-to-ambient thermal resistance | 109.6 | °C/W |
| R ₀ JC(| Junction-to-case (top) thermal resistance | 31.2 | °C/W |

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ All voltages are with respect to device GND terminal.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



Thermal Information (continued)

| | THERMAL METRIC ⁽¹⁾ | | |
|-----------------|--|---------|------|
| | | | UNIT |
| | | 10 PINS | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 54.7 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 0.9 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 54.1 | °C/W |



6.5 Electrical Characteristics

over operating free-air temperature range, $V_{IN} = 12 \text{ V(unless otherwise noted)}$

| | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------|---|--|------------|------------|------------|--------|
| SUPPLY CUR | RENT | | | | | |
| I _{IN} | Supply current | VIN current, EN = 5 V, V_{VFB} = 0.8 V, V_{SW} = 0 V, T_A = 25°C | | 660 | | μА |
| I _{VINSDN} | Shutdown current | VIN current, $T_A = 25$ °C, No Load , $V_{EN} = 0$ V, VREG5 = OFF | | 6.0 | | μА |
| VFB VOLTAGE | E and DISCHARGE RESISTANCE | | | | | |
| V_{VFBTHL} | Threshold voltage | V _{OUT} = 1.05 V, T _A = 25°C | 765.3 | 773.0 | 780.7 | mV |
| TC_VFB | Temperature coefficient (1) | T _A = 25°C | -140 | | 140 | ppm/°C |
| I_{VFB} | Input current | VFB = 0.8V, T _A = 25°C | -150 | -10 | 100 | nA |
| VREG5 OUTP | UT | | | | | |
| V_{VREG5} | Output voltage | T _A =25°C, 6 V < V _{IN} < 28 V, I _{VREG5} = 5 mA | | 5.1 | | V |
| I _{VREG5} | Output current | V _{VIN} = 5.5 V, V _{VREG5} = 4.0 V, T _A = 25°C | | 120 | | mA |
| OUTPUT: N-C | HANNEL MOSFET GATE DRIVERS | | | | | |
| R | Resistance | Source, I _{DRVH} = -50 mA, T _A = 25°C | | 3.2 | 4.7 | Ω |
| R _{DRVH} | Resistance | Sink, $I_{DRVH} = 50 \text{ mA}$, $T_A = 25^{\circ}\text{C}$ | | 1.4 | 2.4 | 12 |
| D | Resistance | Source, $I_{DRVL} = -50$ mA, $T_A = 25$ °C | | 6.9 | 8.2 | 8.2 |
| R_{DRVL} R | Resistance | Sink, $I_{DRVL} = 50$ mA, $T_A = 25$ °C | | 0.8 | 1.7 | 12 |
| • | Dead-time ⁽¹⁾ | DRVH-low to DRVL-on | | 15 | | no |
| t _D Dead-ti | Dead-time V | DRVL-low to DRVH-on | | 20 | | ns |
| INTERNAL BO | OOST DIODE | | | | | |
| V_{FBST} | Forward voltage | $V_{VREG5-VBST}$, $I_F = 10$ mA, $T_A = 25$ °C | | 0.1 | 0.2 | V |
| SOFT-START | TIME | | | | | |
| t _{ss} | Internal soft-start time | | | 1.4 | | ms |
| POWER GOOI | D | | | | | |
| V_{PGTH} | PGOOD threshold | PGOOD LOW | | 84 | | % |
| VPGIH | 1 GOOD theshold | PGOOD HIGH | | 116 | | % |
| I _{PG} | PGOOD sink current | V _{PG} = 0.5 V | | 5 | | mA |
| taaass | PGOOD delay time | Delay for PGOOD in | | 1.2 | | ms |
| ^T PGDLY | 1 COOD dolay lime | Delay for PGOOD out | | 2 | | μs |
| t _{PGCOMPSS} | PGODD comparator start-up delay | PGOOD comparator wake up delay | | 2.3 | | ms |
| UVLO | | | | | | |
| $V_{UVVREG5}$ | VREG5 UVLO threshold | VREG5 Rising Hysteresis | | 4.0 0.3 | | V |
| LOGIC THRES | SHOLD | | | | | |
| V _{ENH} | High-level threshold voltage | | 1.6 | | | V |
| V _{ENL} | Low-level threshold voltage | | | | 0.5 | V |
| R _{EN} | EN pin resistance to GND | V _{EN} = 12 V | 225 | 450 | 900 | kΩ |
| CURRENT SE | · | | | | I | |
| I _{TRIP} | Source current | V _{DRVL} = 0.1 V, T _A = 25°C | 14.3 | 15 | 15.8 | μΑ |
| TC _{VTRIP} | V _{TRIP} Temperature coefficient | Relative to T _A = 25°C | | 4000 | | ppm/°C |
| | | | | | | |
| | * | $R_{TRIP} = 75 \text{ k}\Omega, T_A = 25^{\circ}\text{C}$ | 234 | 336 | 424 | |
| V _{OCL} | Current limit threshold | $R_{TRIP} = 75 \text{ k}\Omega, T_A = 25^{\circ}\text{C}$ $R_{TRIP} = 27 \text{ k}\Omega, T_A = 25^{\circ}\text{C}$ | 234 121 | 336 174 | 424 220 | mV |

⁽¹⁾ Ensured by design. Not production tested.



Electrical Characteristics (continued)


over operating free-air temperature range, $V_{\rm IN}$ = 12 V(unless otherwise noted)

| | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------|------------------------------|---|------|------|------|------|
| ON-TIME TIME | ON-TIME TIMER CONTROL | | | | | |
| t _{ON} | On-time ⁽¹⁾ | V _{OUT} = 1.05 V | | 250 | | ns |
| t _{OFF(min)} | Minimum off-time | $V_{IN} = 4.5 \text{ V}, V_{VFB} = 0.7 \text{ V}, T_A = 25^{\circ}\text{C}$ | | 230 | | ns |
| OUTPUT UN | DERVOLTAGE AND OVERVOLTAGE | PROTECTION | | | | |
| V _{OVP} | Output OVP trip threshold | OVP detect voltage | 115% | 120% | 125% | |
| t _{OVPDEL} | Output OVP propagation delay | | | | 10 | μS |
| V_{UVP} | Output UVP trip threshold | UVP detect voltage | 63% | 68% | 73% | |
| t _{UVPDEL} | Output UVP delay | | | 1 | | ms |
| t _{UVPEN} | Output UVP enable delay | | 1.7 | 2.2 | 2.7 | ms |
| THERMAL SHUTDOWN | | | | | | |
| _ | Thermal shutdown threshold | Shutdown temperature ⁽¹⁾ | | 150 | | °C |
| T _{SDN} | rnermai shuldown threshold | Hysteresis ⁽¹⁾ | | 25 | | |

TEXAS INSTRUMENTS

6.6 Typical Characteristics


 $V_{IN} = 12 \text{ V}, T_A = 25^{\circ}\text{C}$ (unless otherwise noted)





Typical Characteristics (continued)

 V_{IN} = 12 V, T_A = 25°C (unless otherwise noted)




Copyright © 2012–2019, Texas Instruments Incorporated

TEXAS INSTRUMENTS

Typical Characteristics (continued)

 $V_{IN} = 12 \text{ V}, T_A = 25^{\circ}\text{C}$ (unless otherwise noted)





Typical Characteristics (continued)

 $V_{IN} = 12 \text{ V}, T_A = 25^{\circ}\text{C}$ (unless otherwise noted)




Figure 13. Light Load Efficiency vs. Output Current




Figure 14. Output Voltage Ripple




Figure 15. Output Voltage Ripple





Figure 16. Input Voltage Ripple

Submit Documentation Feedback



Typical Characteristics (continued)

 V_{IN} = 12 V, T_A = 25°C (unless otherwise noted)






7 Detailed Description

7.1 Overview

The TPS53015 is single synchronous step-down buck controller. It operates using D-CAP2 mode control. The fast transient response of D-CAP2 control reduces the required amount of output capacitance to meet a specific level of performance. Proprietary internal circuitry allows the use of low-ESR output capacitors including ceramic and special polymer types.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Drivers

The TPS53015 device contains two high-current resistive MOSFET gate drivers. The low-side driver is a PGND referenced, VREG5 powered driver designed to drive the gate of a high-current, low $R_{DS(on)}$ N-channel MOSFET whose source is connected to PGND. The high-side driver is a floating SW referenced, VBST powered driver designed to drive the gate of a high-current, low $R_{DS(on)}$ N-channel MOSFET. To maintain the VBST voltage during the high-side driver ON-time, a capacitor is placed from SW to VBST. Each driver draws average current equal to gate charge (Q_g and $V_{gs} = 5$ V) times switching frequency (f_{SW}). To prevent cross-conduction, there is a narrow dead-time when both high-side and low-side drivers are OFF between each driver transition. During this time the inductor current is carried by one of the MOSFETs body diodes.



Feature Description (continued)

7.3.2 5-Volt Regulator

The TPS53015 has an internal 5-V low-dropout (LDO) regulator to provide a regulated voltage for all both drivers and the device internal logic. A high-quality 4.7-µF or greater ceramic capacitor from VREG5 to GND is required to stabilize the internal regulator.

7.3.3 Soft-Start and Pre-biased Soft-Start Time

The TPS53015 operates with an internally set, 1.4-ms soft-start time. When the EN pin becomes high and the VREG5 voltage is above the UVLO threshold, an internal DAC ramps up the reference voltage to the PWM comparator. Smooth control of the output voltage is maintained during start up.

The device contains a unique circuit to prevent current from being pulled from the output during startup if the output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft-start time becomes greater than internal feedback voltage VFB), the controller slowly activates synchronous rectification by starting the first low side FET gate driver pulses with a narrow on-time. It then increments that on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-biased output, and ensures that the output voltage (V_{OUT}) starts and ramps up smoothly into regulation from pre-biased startup to normal mode operation.

7.3.4 Overcurrent Protection

The TPS53015 device has a cycle-by-cycle over current limit feature. The over current limits the inductor valley current by monitoring the voltage drop across the low-side MOSFET $R_{DS(on)}$ during the low-side driver on-time. If the inductor current is larger than the overcurrent limit (OCL), the device delays the start of the next switching cycle until the sensed inductor current falls below the OCL current. MOSFET $R_{DS(on)}$ current sensing is used to provide an accuracy and cost effective solution without external devices. To program the OCL, a resister should be connected between DRVL and PGND. The recommended values are given in Table 1.

Table 1. OCL Resistor Values

| Resistor Value (kΩ) | V _{TRIP} (V) |
|----------------------|-----------------------|
| 6.8 | 0.050 |
| 11 | 0.087 |
| 18 | 0.125 |
| 27 | 0.174 |
| 39 | 0.224 |
| 56 | 0.274 |
| 75 | 0.336 |

Use Equation 1 to calculate I_{OCL}.

$$I_{OCL} = \left(\frac{\left(V_{IN} - V_{OUT}\right)}{2 \times L \times f_{SW}} \times \frac{V_{OUT}}{V_{IN}}\right) + \frac{V_{TRIP}}{R_{DS(ON)}}$$

(1)

The trip voltage is set between 0.05 V to 0.336 V over all operational temperature, including the 4000ppm/°C temperature slope compensation for the temperature dependency of the $R_{DS(on)}$. If the load current exceeds the overcurrent limit, the voltage begins to drop. If the overcurrent conditions continues the output voltage falls below the undervoltage protection threshold and the device shuts down.

7.3.5 Overvoltage and Undervoltage Protection

The TPS53015 device monitors a resistor divided feedback voltage to detect an overvoltage or undervoltage condition. If the feedback voltage is higher than 120% of the reference voltage, the OVP comparator output goes high and the circuit latches the high-side MOSFET driver OFF and the low-side MOSFET driver ON.

When the feedback voltage is lower than 68% of the reference voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 1 ms, the device latches OFF both top and bottom MOSFET drivers. This function is enabled approximately 2.2 ms after power-on. The OVP and UVP latch off is reset when EN goes low.



7.3.6 UVLO Protection

The TPS53015 offers undervoltage lockout protection (UVLO) by monitoring the voltage of VREG5 pin. When the VREG5 pin voltage is lower than UVLO threshold voltage, the device shuts off. All output drivers are OFF. The UVLO is non-latch protection.

7.3.7 Thermal Shutdown

During normal operation, when the temperature of the TPS53015 device exceeds the threshold value (typically 150° C), the device shuts off. When the temperature falls below the threshold, the device starts again. During VIN start-up when the VREG5 output voltage is below its nominal value, the device maintains the thermal shutdown threshold lower than 150° C. During the period where VIN rises, the junction temperature (T_J) must be maintained at lower than 110° C.

7.3.8 Power Good

The VFB pin measures the power-good output and the function activates after the soft-start period has completed. If the output voltage is within ±16% of the target voltage, the internal comparator detects the power-good state and the power-good signal becomes high after 1.2-ms delay. During start-up, this internal delay starts after 2.2 times the soft-start time to avoid a glitch of power-good signal. If the feedback voltage goes outside ±16% of target value, the power-good signal becomes low after 2-µs delay.

7.4 Device Functional Modes

7.4.1 PWM Operation

The main control loop of the TPS53015 device is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2 control mode. D-CAP2 control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output. At the beginning of each cycle, the high-side MOSFET is turned on. this MOSFET is turned off when the internal timer expires. This timer is set by the converter input voltage VIN, and the output voltage (V_{OUT}) to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the nominal output voltage. An internal ramp is added to the reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2 mode control.

7.4.2 Auto-skip Eco-Mode Control

The TPS53015 operates in Auto-Skip Eco-mode to increase light-load efficiency. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to point where its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET turns off when the device detects a zero inductor current. As the load current further decreases, the converter transitions into discontinuous conduction mode. The on-time is maintained to almost half of what it was during continuous conduction mode operation because it takes longer to discharge the output capacitor with a smaller load current to the level of the reference voltage. Use Equation 2 to calculate the transition point to the light-load operation current ($I_{OX(LL)}$) using a 500-kHz switching frequency.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(2)



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

This design example describes a D-CAP2 mode control in a cost sensitive application. Providing a 1.05-V output at up to 8 A from a loosely regulated 12 V (8 V - 22 V) source, this design demonstrates the TPS53015 in a typical point-of-load application.

Product Folder Links: TPS53015

Copyright © 2012–2019, Texas Instruments Incorporated



8.2 Typical Application




Figure 18. POL Application Using TPS53015



Typical Application (continued)

8.2.1 Design Requirements

Table 2. TPS53015 Design Requirements

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|---------------------------|--|-----|-------|-----|-------|
| INPUT CHARACTERISTICS | | | | | |
| Voltage range | | 8.0 | 12 | 22 | V |
| Maximum input current | V _{IN} = 12 V, I _{OUT} = 8 A | | 0.9 | | Α |
| No load input current | V _{IN} = 12 V, I _{OUT} = 0 A | | 0.6 | | mA |
| OUTPUT CHARACTERISTIC | s | | | | |
| Output voltage | | | 1.05 | | V |
| Output voltage regulation | Setpoint accuracy (V _{IN} = 12 V, I _{OUT} = 8 A) | -2% | | 2% | |
| | Line regulation (V _{IN} = 8.0 V – 22 V, I _{OUT} = 8 A) | | 1% | | |
| | Load regulation $(V_{IN} = 12 \text{ V}, I_{OUT} = 0 \text{ A} - 8 \text{ A})$ | | 1.5% | | |
| Output voltage ripple | V _{IN} = 12 V, I _{OUT} = 8 A | | 20 | | mVpp |
| Output load current | | 0 | | 8.0 | Α |
| Overcurrent limit | V _{IN} = 12 V | | 11 | | |
| SYSTEMS CHARACTERISTI | cs | • | | | |
| Switching frequency | | | 500 | | kHz |
| Peak efficiency | V _{IN} = 12 V, I _{OUT} = 3.2 A | | 86.5% | | |
| Full load efficiency | V _{IN} = 12 V, I _{OUT} = 8.0 A | | 81.4% | | |
| Operating temperature | | | 25 | | °C |

8.2.2 Detailed Design Procedure

8.2.2.1 Determine the Inductance Value

The inductance value is selected to provide approximately 30% peak to peak ripple current at maximum load. Larger ripple current increases output ripple voltage, improve signal-to-noise ratio and contribute to stable operation. Use Equation 3 to calculate te value for L_{OUT} .

$$L_{OUT} = \frac{V_{IN(MAX)} - V_{OUT}}{I_{L(RIPPLE)} \times f_{SW}} \times \frac{V_{OUT}}{V_{IN(MAX)}}$$
(3)

The inductor current ratings must support both the RMS (thermal) current and the peak (saturation) current. The RMS and peak inductor current can be estimated as shown in Equation 4.

$$I_{L(RIPPLE)} = \frac{V_{IN(MAX)} - V_{OUT}}{L_{OUT} \times f_{SW}} \times \frac{V_{OUT}}{V_{IN(MAX)}}$$
(4)

$$I_{L(PEAK)} = \frac{V_{TRIP}}{R_{DS(ON)}} + I_{L(RIPPLE)}$$
(5)

$$I_{L(RMS)} = \sqrt{I_{OUT}^2 + \frac{1}{12} \times I_{L(RIPPLE)}^2}$$
(6)

NOTE

Equation 6 serves as a general reference. To further improve transient response, the output inductance could be reduced further but must be considered along with the selection of the output capacitor.



8.2.2.2 Output Capacitor

The capacitor value and ESR determines the amount of output voltage ripple and load transient response. Ceramic output capacitors with X5R dielectric or better are recommended.

$$C_{OUT} = \frac{I_{L(RIPPLE)}}{8 \times V_{OUT(RIPPLE)}} \times \frac{1}{f_{SW}}$$
(7)

$$C_{OUT} = \frac{\Delta I_{LOAD}^2}{2 \times V_{OUT} \times \Delta V_{OS}} \times L_{OUT}$$

where

• ΔV_{OS} is the allowable amount of overshoot voltage in load transition

•
$$\Delta V_{OS}$$
 is the allowable amount of overshoot voltage in load transition (8)
$$C_{OUT} = \frac{\Delta I_{LOAD}^{2}}{2 \times K \times \Delta V_{US}} \times L_{OUT}$$

where

• ΔV_{US} is the allowable amount of undershoot voltage in load transition (9)

$$K = \left(V_{IN} - V_{OUT}\right) \times \left(\frac{t_{ON}}{t_{ON} - t_{OFF(min)}}\right)$$

where

$$t_{OFF(min)}$$
 is the minimum off time (10)

Select the capacitance value greater than the largest value calculated from Equation 7, Equation 8 and Equation 9. The minimum recommended output capacitance is 44 μF.

8.2.2.3 Input Capacitor

The TPS53015 device requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A minimum 10-μF high-quality ceramic capacitor is recommended for the input capacitor. The capacitor voltage rating must be greater than the maximum input voltage.

8.2.2.4 Bootstrap Capacitor

The TPS53015 device requires a bootstrap capacitor from SW to VBST to provide the floating supply for the high-side drivers. A minimum 0.1-µF high-quality ceramic capacitor is recommended. The capacitor voltage rating must be greater than 10 V.

8.2.2.5 VREG5 Capacitor

The TPS53015 device requires that the VREG5 regulator is bypassed. A minimum 4.7-μF high-quality ceramic capacitor must be connected between the VREG5 and PGND for proper operation. The capacitor voltage rating should be greater than 10 V.


8.2.2.6 Choose Output Voltage Resistors

The output voltage is set with a resistor divider from output voltage node to the VFB pin. It is recommended to use 1% tolerance or better resistors. Select an R2 value between 10 k Ω and 100 k Ω and use Equation 11 to calculate R1.

$$R1 = \left(\frac{V_{OUT}}{V_{VFB}} - 1\right) \times R2 \tag{11}$$



8.2.3 Application Curves



NOTE

For more performance curves, see the PWR126 EVM user guide. (SLUU944)

9 Power Supply Recommendations

The TPS53015 device operates using an input voltage supply range from 4.5 V to 28 V. This input supply must be well regulated. Proper bypassing of input supplies and internal regulators is also critical for noise performance, as is PCB layout and grounding scheme

10 Layout

10.1 Layout Guidelines

Considerations these design guidelines before beginning the application layout process.

- Design an input switching current loop as small as possible.
- Place the input capacitor close to the top switching FET.
- Design the output switching current loop as small as possible.
- The SW node must be physically small and as short as possible as to minimize parasitic capacitance and inductance and to minimize radiated emissions.
- Bring Kelvin connections from the output to the feedback pin (VFB) of the device.
- Place analog and non-switching components far away from switching components.
- Make a single point connection from the signal ground to power ground.
- Do not allow switching current to flow under the device.

Submit Documentation Feedback



10.2 Layout Example




Figure 21. TPS53015 Layout



11 Device and Documentation Support

11.1 Trademarks

D-CAP2, Eco-Mode, Eco-mode are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|-------------------------|---------|
| TPS53015DGS | ACTIVE | VSSOP | DGS | 10 | 80 | RoHS & Green | NIPDAUAG | Level-2-260C-1 YEAR | -40 to 85 | 53015 | Samples |
| TPS53015DGSR | ACTIVE | VSSOP | DGS | 10 | 2500 | RoHS & Green | NIPDAUAG | Level-2-260C-1 YEAR | -40 to 85 | 53015 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS53015DGSR | VSSOP | DGS | 10 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |

www.ti.com 5-Jan-2022




*All dimensions are nominal

| ĺ | Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| | TPS53015DGSR | VSSOP | DGS | 10 | 2500 | 366.0 | 364.0 | 50.0 |

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE




*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|-------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| TPS53015DGS | DGS | VSSOP | 10 | 80 | 330 | 6.55 | 500 | 2.88 |



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated