

General Description

The MAX9775/MAX9776 combine a high-efficiency Class D, stereo/mono audio power amplifier with a mono DirectDrive[®] receiver amplifier and a stereo DirectDrive headphone amplifier.

Maxim's 3rd-generation, ultra-low-EMI, Class D audio power amplifiers provide Class AB performance with Class D efficiency. The MAX9775/MAX9776 deliver 1.5W per channel into a 4Ω load from a 5V supply and offer efficiencies up to 79%. Active emissions limiting circuitry and spread-spectrum modulation greatly reduce EMI, eliminating the need for output filtering found in traditional Class D devices.

The MAX9775/MAX9776 utilize a fully differential architecture, a full-bridged output, and comprehensive clickand-pop suppression. A 3D stereo enhancement function allows the MAX9775 to widen the stereo sound field immersing the listener in a cleaner, richer sound experience than typically found in portable applications. The devices utilize a flexible, user-defined mixer architecture that includes an input mixer, volume control, and output mixer. All control is done through I²C.

The mono receiver amplifier and stereo headphone amplifier use Maxim's DirectDrive architecture that produces a ground-referenced output from a single supply, eliminating the need for large DC-blocking capacitors, saving cost, space, and component height.

The MAX9775 is available in a 36-bump WLP (3mm x 3mm) package. The MAX9776 is available in a 32-pin TQFN (5mm x 5mm) or a 36-bump WLP (3mm x 3mm) package. Both devices are specified over the extended -40°C to +85°C temperature range.

Applications

Cell Phones Portable Multimedia Players Handheld Gaming Consoles

Features

- Unique Spread-Spectrum Modulation and Active Emissions Limiting Significantly Reduces EMI
- ◆ 3D Stereo Enhancement (MAX9775 Only)
- Up to 3 Stereo Inputs
- ♦ 1.5W Stereo Speaker Output (4Ω, V_{DD} = 5V)
- 50mW Mono Receiver/Stereo Headphone Outputs (32Ω, V_{DD} = 3.3V)
- High PSRR (68dB at 217Hz)
- ◆ 79% Efficiency (V_{DD} = 3.3V, R_L = 8Ω, P_{OUT} = 470mW)
- I²C Control—Input Configuration, Volume Control, Output Mode
- Click-and-Pop Suppression
- Low Total Harmonic Distortion (0.03% at 1kHz)
- Current-Limit and Thermal Protection
- Available in Space-Saving, 36-Bump WLP (3mm x 3mm) and 32-Pin TQFN (5mm x 5mm) Packages

_Ordering Information

PART	PIN-PACKAGE	CLASS D AMPLIFIER
MAX9775EBX+T	36 WLP*	Stereo
MAX9776ETJ+	32 TQFN-EP**	Mono
MAX9776EBX+T	36 WLP*	Mono

Note: All devices are specified over the -40°C to +85°C operating temperature range.

+Denotes a lead-free/RoHS-compliant package.

*Four center bumps depopulated.

**EP = Exposed pad.

Pin Configurations appear at end of data sheet.

DirectDrive is a registered trademark of Maxim Integrated Products, Inc.

Simplified Block Diagrams



_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND	
CPV _{DD} to CPGND6\	
CPV _{SS} to CPGND6V to +0.3	V
V _{SS} to CPGND6V to +0.3	V
C1N(CPV _{SS} - 0.3V) to (CPGND + 0.3V	
C1P(CPGND - 0.3V) to (CPV _{DD} + 0.3V	
HPL, HPR to GND(CPV_{SS} - 0.3V) to (CPV_{DD} + 0.3V	
GND to PGND and CPGND±0.3	
V _{DD} to PV _{DD} and CPV _{DD} ±0.3	
SDA, SCL to GND0.3V to +6	
All other pins to GND0.3V to (V _{DD} + 0.3V)
Continuous Current In/Out of PV _{DD} , PGND, CPV _{DD} , CPGND,	
OUT_, HPR, and HPL±800mA	
Continuous Input Current CPV _{SS}	
Continuous Input Current (all other pins)±20m/	7

Duration of Short Circuit Between	
OUT_+ and OUT	Continuous
Duration of HP_, OUT_ Short Circuit to	
GND or PV _{DD}	Continuous
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
36-Bump (3mm x 3mm) UCSP Multilayer Board	
(derate 17.0mW/°C above +70°C)	.1360.5mW
32-Pin (5mm x 5mm) TQFN Single-Layer Board	
(derate 21.3mW/°C above +70°C)	.1702.1mW
32-Pin TQFN Multilayer Board (derate 34.5mW/°C	
above +70°C)	.2758.6mW
Junction Temperature	
Operating Temperature Range40°	C to +85°C
Storage Temperature Range65°C	
Lead Temperature (soldering, 10s)	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = PV_{DD} = CPV_{DD} = 3.3V, V_{GND} = V_{PGND} = V_{CPGND} = 0V, \overline{SHDN} = V_{DD}, I^2C$ settings (INA gain = +20dB, INB gain = INC gain = 0dB, volume setting = 0dB, mono path gain = 0dB, $\overline{SHDN} = 1$, SSM = 1). Speaker load resistors (R_{LSP}) are terminated between OUT_+ and OUT_-, headphone load resistors are terminated to GND, unless otherwise noted. C1 = C2 = C3 = 1 μ F. T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS			TYP	MAX	UNITS
GENERAL							
Supply Voltage Range	V _{DD} , P _{VDD} , C _{PVDD}	Inferred from PSR	Inferred from PSRR test			5.5	V
		Output mode 1, 6,	11 (Rx mode)		6.3	10	
Quiescent Current (Mono)		Output mode 4, 9,	14 (HP mode)		8	12.6	mA
Quiescent Current (Mono)	UUI	Output mode 2, 7,	12 (SP mode)		9.5	15	ШA
		$\begin{array}{c c} DD, PVDD, \\ CPVDD \\ \hline \\ PVDD \\ \hline \\ PVD \\ \hline \hline \\ PVD \\ \hline \hline \\ PVD \\ \hline \\ PVD \\ \hline \hline \\ PVD \\ \hline \hline \\$	12.9	18			
		Output mode 1, 6,	11 (Rx mode)		7		
Quiescent Current (Stereo)	las	Output mode 4, 9,		9		~ ^	
	UU	Output mode 2, 7, 12 (SP mode)			16.5		mA
		Output mode 3, 8,		20			
Mute Current	IMUTE	Current in mute (lo	w power)		4.7	10	mA
		Hard shutdown	SHDN = GND		0.1	10	
Shutdown Current	I _{SHDN}	Soft shutdown			8.5	15	μA
Turn-On Time	ton		vn or power-on to full		30		ms
Input Resistance	R _{IN}			17.5	28	41.0	kΩ
		A pair inputs, $T_A = +25^{\circ}C$, $+20dB$		3.5	5.5	8.0	kΩ
Common-Mode Rejection Ratio	CMRR	$T_A = +25^{\circ}C$, $f_{IN} =$	1kHz (Note 2)	45	50	60	dB
Input DC Bias Voltage	VBIAS	IN_ inputs		1.12	1.25	1.38	V

M/IXI/M

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = PV_{DD} = CPV_{DD} = 3.3V, V_{GND} = V_{PGND} = V_{CPGND} = 0V, \overline{SHDN} = V_{DD}, I^2C$ settings (INA gain = +20dB, INB gain = INC gain = 0dB, volume setting = 0dB, mono path gain = 0dB, $\overline{SHDN} = 1$, SSM = 1). Speaker load resistors (R_{LSP}) are terminated between OUT_+ and OUT_-, headphone load resistors are terminated to GND, unless otherwise noted. C1 = C2 = C3 = 1 μ F. T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CON	MIN	ТҮР	MAX	UNITS	
SPEAKER AMPLIFIERS							
		T _A = +25°C		±5.5	±23.5		
Output Offset Voltage	Vos	$T_A = +25^{\circ}C$ $T_{MIN} \le T_A \le T_{MAX}$ Peak voltage, Into shutdown				±40	mV
		0,	Into shutdown		-62		
Oliak and Dan Laval	IZ.	$T_A = +25^{\circ}C$,	Out of shutdown		-60		
Click-and-Pop Level	K _{CP}	A-weighted, 32 samples per second	Into mute		-63		dB
		(Notes 2, 3)	Out of mute		-62		
			V _{DD} = 2.7V to 5.5V	48	70		
			f = 217Hz, 100mV _{P-P} ripple		68		
Power-Supply Rejection Ratio (Note 3)	PSRR	$T_A = +25^{\circ}C$	f = 1kHz, 100mV _{P-P} ripple		60		dB
			f = 20kHz, 100mV _{P-P} ripple		50		
		THD+N = 1%, T _A = +25°C	$R_L = 4\Omega, V_{DD} = 5V$		1500		
Output Power (Note 4)	Pout		$R_L = 8\Omega$, $V_{DD} = 3.3V$		450		mW
		TA = +23 C	$R_L = 8\Omega, V_{DD} = 5V$		1115		
Current Limit		1.6			А		
Total Harmonic Distortion Plus	THD+N	£ 1111-	$\begin{aligned} R_L &= 8\Omega, \\ P_OUT &= 125 \mathrm{mW} \end{aligned}$		0.03		%
Noise (Note 4)		f = 1kHz	$R_L = 4\Omega,$ $P_{OUT} = 250 mW$		0.04		%
Signal-to-Noise Ratio	SNR	$V_{OUT} = 1.8V_{RMS},$ R _L = 8 Ω , 3D not	BW = 20Hz to 20kHz	81			- dB
	_	active (Note 3)	A-weighted	84			
		Fixed-frequency modulation			1100		
Output Frequency	fosc	Spread-spectrum m	odulation		1100 ±30		kHz
Efficiency	η	$P_{OUT} = 470$ mW, f = 1kHz both channels driven, L = 68µH in series with 8 Ω load			79		%
Gain	Av			12		dB	
Channel-to-Channel Gain Tracking (Note 5)		T _A = +25°C			±1		%
3D Sound Resistors (Note 5)	R _{3D}	Used with 22nF and capacitors	2.2nF external	5	7	9	kΩ
Crosstalk (Notes 4, 5)		L to R, R to L, $f = 10$ V _{OUT} = 300mV _{RMS}	kHz, R _L = 8 Ω ,		73		dB

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = PV_{DD} = CPV_{DD} = 3.3V, V_{GND} = V_{PGND} = V_{CPGND} = 0V, \overline{SHDN} = V_{DD}, I^2C$ settings (INA gain = +20dB, INB gain = INC gain = 0dB, volume setting = 0dB, mono path gain = 0dB, $\overline{SHDN} = 1$, SSM = 1). Speaker load resistors (R_{LSP}) are terminated between OUT_+ and OUT_-, headphone load resistors are terminated to GND, unless otherwise noted. C1 = C2 = C3 = 1µF. T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)

PARAMETER	PARAMETER SYMBOL CONDITIONS		MIN	ТҮР	MAX	UNITS	
RECEIVER AMPLIFIER		•					
Output Offset Voltage	Vos	$T_A = +25^{\circ}C$			±1.8	±5.5	mV
		Peak voltage, T _A =	Into shutdown		-62		
Oliak and Dan Laval	IZ .	+25°C, A-weighted,	Into mute		-67		-10
Click-and-Pop Level	K _{CP}	32 samples per	Out of shutdown		-63		dB
		second (Notes 3, 6)	Out of mute		-66		
			V _{DD} = 2.7V to 5.5V	58	80		
			f = 217Hz, 100mV _{P-P} ripple		80		
Power-Supply Rejection Ratio (Note 3)	PSRR	$T_A = +25^{\circ}C$	f = 1kHz, 100mV _{P-P} ripple		70		dB
			f = 20kHz, 100mV _{P-P} ripple		62		
		T _A = +25°C,	$R_L = 16\Omega$	60			
Output Power	Pout	THD+N = 1%			50		mW
Gain	Av				3		dB
Total Harmonic Distortion Plus		$R_L = 16\Omega (V_{OUT} = 800mV_{RMS}, f = 1kHz)$		$R_L = 16\Omega (V_{OUT} = 800 \text{mV}_{RMS}, f = 1 \text{kHz})$ 0.03			0/
Noise	THD+N	$R_L = 32\Omega (V_{OUT} = 800mV_{RMS}, f = 1kHz)$		0.024			%
Circulto Naisa Datia	SNR	$R_L = 16\Omega$, $V_{OUT} =$	BW = 20Hz to 20kHz		87	d	
Signal-to-Noise Ratio	JINH	800mV _{RMS} (Note 3)	A-weighted	89			dB
Slew Rate	SR				0.3		V/µs
Capacitive Drive	CL				300		pF
HEADPHONE AMPLIFIERS							-
Output Offset Voltage	VOS	$T_A = +25^{\circ}C$			±1.8	±5.5	mV
		Peak voltage, T _A =	Into shutdown		-61		
Click-and-Pop Level	K _{CP}	+25°C, A-weighted,	Into mute		-65		dB
	NGP	32 samples per	Out of shutdown		-60		ЧD
		second (Notes 2, 4)	Out of mute		-64		
ESD Protection		HP_	Contact		±4		kV
			Air		±8		
			$V_{DD} = 2.7V \text{ to } 5.5V$	58	80		
			f = 217Hz, 100mV _{P-P} ripple		80		
Power-Supply Rejection Ratio (Note 3)	PSRR	T _A = +25°C	f = 1kHz, 100mV _{P-P} ripple		70		dB
			f = 20kHz, 100mV _{P-P} ripple		62		

M/IXI/M

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = PV_{DD} = CPV_{DD} = 3.3V, V_{GND} = V_{PGND} = V_{CPGND} = 0V, \overline{SHDN} = V_{DD}, I^2C$ settings (INA gain = +20dB, INB gain = INC gain = 0dB, volume setting = 0dB, mono path gain = 0dB, $\overline{SHDN} = 1$, SSM = 1). Speaker load resistors (R_{LSP}) are terminated between OUT_+ and OUT_-, headphone load resistors are terminated to GND, unless otherwise noted. C1 = C2 = C3 = 1µF. T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	COND	DITIONS	MIN TYP	МАХ	UNITS	
Output Power	Pour	$T_A = +25^{\circ}C,$	$R_L = 16\Omega$	60		m\//	
Output Power	Pout	THD+N = 1%	$R_L = 32\Omega$	50		mW	
Current Limit				170		mA	
Gain	Av			+3		dB	
Channel-to-Channel Gain Tracking		$T_A = +25^{\circ}C$		±1		%	
Total Harmonic Distortion Plus	THD+N	$R_{L} = 16\Omega (V_{OUT} = 80)$	00mV _{RMS} , f = 1kHz)	0.03		0/	
Noise		$R_{L} = 32\Omega (V_{OUT} = 80)$	00mV _{RMS} , f = 1kHz)	0.024		%	
Signal-to-Noise Ratio	SNR	$R_L = 16\Omega$, V _{OUT} = 800mV _{RMS}	BW = 20Hz to 20kHz	92		dB	
		$v_{OOI} = 000 \text{mVRMS}$	A-weighted	93			
Slew Rate	SR			0.3		V/µs	
Capacitive Drive	CL			300		pF	
Crosstalk		L to R, R to L, f = 10k V _{OUT} = 160mV _{RMS}	L to R, R to L, f = 10kHz, R _L = 16 Ω , VOUT = 160mV _{RMS}			dB	
VOLUME CONTROL						•	
			HP gain (max)	3			
		IN+6dB = 0 (minimum gain	SP gain (max)	12]	
		setting)	HP gain (min)	-72			
Volume Control			SP gain (min)	-63		dB	
Volume Control			HP gain (max)	9		UD	
		IN+6dB = 1 (maximum gain	SP gain (max)	18			
		setting)	HP gain (min)	-61]	
		37	SP gain (min)	-57			
Mana Cain			Mono+6dB = 0	0		dD	
Mono Gain		All outputs	Mono+6dB = 1	6		dB	
		INA+20dB = 0 (minin	num gain setting)	Set by IN+	-6dB		
Input Pair A Control		INA+20dB = 1 (maxir	mum gain setting)	6 Set by IN+6dB 20		dB	
Mute Attenuation (Minimum Volume)		V _{IN} = 1V _{RMS}		80		dB	
DIGITAL INPUTS (SHDN, SDA,	SCL)						
Input-Voltage High	VIH			1.4		V	
Input-Voltage Low	VIL				0.4	V	
Input Hysteresis (SDA, SCL)	VHYS			200		mV	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = PV_{DD} = CPV_{DD} = 3.3V, V_{GND} = V_{PGND} = V_{CPGND} = 0V, \overline{SHDN} = V_{DD}, I^2C$ settings (INA gain = +20dB, INB gain = INC gain = 0dB, volume setting = 0dB, mono path gain = 0dB, $\overline{SHDN} = 1$, SSM = 1). Speaker load resistors (R_{LSP}) are terminated between OUT_+ and OUT_-, headphone load resistors are terminated to GND, unless otherwise noted. C1 = C2 = C3 = 1 μ F. T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
SDA, SCL Input Capacitance	CIN			10		pF
Input Leakage Current	I _{IN}			0.3	5.0	μA
Pulse Width of Spike Suppressed	tsp			50		ns
DIGITAL OUTPUTS (SDA Open D	rain)					
Output Low Voltage SDA	V _{OL}	I _{SINK} = 6mA			0.4	V
Output Fall Time SDA	t _{OF}	$V_{H(MIN)}$ to $V_{L(MAX)}$ bus capacitance = 10pF to 400pF, I _{SINK} = 3mA		250		ns
I ² C INTERFACE TIMING (Note 7)						
Serial Clock Frequency	fscl		DC		400	kHz
Bus Free Time Between STOP and START Conditions	^t BUF		1.3			μs
START Condition Hold	thd:sta		0.6			μs
STOP Condition Setup Time	tsu:sta		0.6			μs
Clock Low Period	tLOW		1.3			μs
Clock High Period	thigh		0.6			μs
Data Setup Time	tsu:dat		100			ns
Data Hold Time	thd:dat		0		900	ns
Maximum Receive SCL/SDA Rise Time	t _R				300	ns
Maximum Receive SCL/SDA Fall Time	t⊨				300	ns
Setup Time for STOP Condition	tsu:sto		0.6			μs
Capacitive Load for Each Bus Line	Cb				400	pF

Note 1: All devices are 100% production tested at room temperature. All temperature limits are guaranteed by design.

Note 2: Measured at headphone outputs.

Note 3: Amplifier inputs AC-coupled to GND.

Note 4: Testing performed with a resistive load in series with an inductor to simulate an actual speaker load. For $R_L = 8\Omega$, $L = 68\mu$ H; for $R_L = 4\Omega$, $L = 47\mu$ H.

Note 5: MAX9775 only.

Note 6: Testing performed at room temperature with an 8Ω resistive load in series with a 68μ H inductive load connected across BTL outputs for speaker amplifier. Testing performed with a 32Ω resistive load connected between OUT_ and GND for head-phone amplifier. Testing performed with 32Ω resistive load connected between OUTRx and GND for mono receiver amplifier. Mode transitions are controlled by I²C.

Note 7: Guaranteed by design.

Typical Operating Characteristics

 $(V_{DD} = PV_{DD} = CPV_{DD} = 3.3V, GND = PGND = CPGND = 0V, \overline{SHDN} = V_{DD}, I^2C$ default gain settings (INA gain = +20dB, INB gain = INC gain = 0dB, volume setting = 0dB, mono path gain = 0dB, $\overline{SHDN} = 1$, SSM = 1). Speaker load resistors (R_{LSP}) are terminated between OUT_+ and OUT_-, headphone load resistors are terminated to GND, unless otherwise stated. C1 = C2 = C3 = 1µF. T_A = +25°C, unless otherwise noted.)



FREQUENCY (Hz)

FREQUENCY (Hz)

OUTPUT POWER (W)



Typical Operating Characteristics (continued)

(VDD = PVDD = CPVDD = 3.3V, GND = PGND = CPGND = 0V, SHDN = VDD, I²C default gain settings (INA gain = +20dB, INB gain = INC gain = 0dB, volume setting = 0dB, mono path gain = 0dB, SHDN = 1, SSM = 1). Speaker load resistors (RLSP) are terminated between OUT_+ and OUT_-, headphone load resistors are terminated to GND, unless otherwise stated. C1 = C2 = C3 = 1µF. TA = +25°C, unless otherwise noted.)



 $V_{DD} = 5V$

 $f_{IN} = 1 \, kHz$

2.4

1.6

OUTPUT POWER (W)

POUT = POUTL + POUTR

3.2

4.0

0 0.8 0.9 1.2 1.5 0 OUTPUT POWER (W)

FFM

40

30 20

10



0.1

0.01

0.001

0

0.3

0.6

Typical Operating Characteristics (continued) (VDD = PVDD = CPVDD = 3.3V, GND = PGND = CPGND = 0V, SHDN = VDD, I²C default gain settings (INA gain = +20dB, INB gain = INC gain = 0dB, volume setting = 0dB, mono path gain = 0dB, SHDN = 1, SSM = 1). Speaker load resistors (RLSP) are terminated between OUT_+ and OUT_-, headphone load resistors are terminated to GND, unless otherwise stated. C1 = C2 = C3 = 1µF. TA = +25°C, unless otherwise noted.) **OUTPUT POWER OUTPUT POWER OUTPUT POWER**



9

FREQUENCY (Hz)

MAX9775/MAX9770

LOAD (Ω)

MAX9775/MAX9776

_Typical Operating Characteristics (continued)

 $(V_{DD} = PV_{DD} = CPV_{DD} = 3.3V, GND = PGND = CPGND = 0V, \overline{SHDN} = V_{DD}, I^2C$ default gain settings (INA gain = +20dB, INB gain = INC gain = 0dB, volume setting = 0dB, mono path gain = 0dB, $\overline{SHDN} = 1$, SSM = 1). Speaker load resistors (R_{LSP}) are terminated between OUT_+ and OUT_-, headphone load resistors are terminated to GND, unless otherwise stated. C1 = C2 = C3 = 1µF. T_A = +25°C, unless otherwise noted.)



Typical Operating Characteristics (continued)

 $(V_{DD} = PV_{DD} = CPV_{DD} = 3.3V, GND = PGND = CPGND = 0V, \overline{SHDN} = V_{DD}, I^2C$ default gain settings (INA gain = +20dB, INB gain = INC gain = 0dB, volume setting = 0dB, mono path gain = 0dB, $\overline{SHDN} = 1$, SSM = 1). Speaker load resistors (R_{LSP}) are terminated between OUT_+ and OUT_-, headphone load resistors are terminated to GND, unless otherwise stated. C1 = C2 = C3 = 1 μ F. T_A = +25°C, unless otherwise noted.)





Typical Operating Characteristics (continued)

 $(V_{DD} = PV_{DD} = CPV_{DD} = 3.3V, GND = PGND = CPGND = 0V, \overline{SHDN} = V_{DD}, I^2C$ default gain settings (INA gain = +20dB, INB gain = INC gain = 0dB, volume setting = 0dB, mono path gain = 0dB, $\overline{SHDN} = 1$, SSM = 1). Speaker load resistors (RLSP) are terminated between OUT_+ and OUT_-, headphone load resistors are terminated to GND, unless otherwise stated. C1 = C2 = C3 = 1 μ F. TA = +25°C, unless otherwise noted.)



Typical Operating Characteristics (continued)

 $(V_{DD} = PV_{DD} = CPV_{DD} = 3.3V, GND = PGND = CPGND = 0V, \overline{SHDN} = V_{DD}, I^2C$ default gain settings (INA gain = +20dB, INB gain = INC gain = 0dB, volume setting = 0dB, mono path gain = 0dB, $\overline{SHDN} = 1$, SSM = 1). Speaker load resistors (R_{LSP}) are terminated between OUT_+ and OUT_-, headphone load resistors are terminated to GND, unless otherwise stated. C1 = C2 = C3 = 1 μ F. T_A = +25°C, unless otherwise noted.)



MAX9775/MAX9776

MAX9775/MAX9776

_Typical Operating Characteristics (continued)

 $(V_{DD} = PV_{DD} = CPV_{DD} = 3.3V, GND = PGND = CPGND = 0V, \overline{SHDN} = V_{DD}, I^2C$ default gain settings (INA gain = +20dB, INB gain = INC gain = 0dB, volume setting = 0dB, mono path gain = 0dB, $\overline{SHDN} = 1$, SSM = 1). Speaker load resistors (R_{LSP}) are terminated between OUT_+ and OUT_-, headphone load resistors are terminated to GND, unless otherwise stated. C1 = C2 = C3 = 1 μ F. T_A = +25°C, unless otherwise noted.)









Pin Description—MAX9775

PIN	NAME	FUNCTION				
F1	PVDD	Class D Power Supply				
E1	OUTL-	Negative Left-Speaker Output				
D2	SCL	Serial Clock Input. Connect a $1k\Omega$ pullup resistor from SCL to V _{DD} .				
D1, F3	PGND	Power Ground				
C1	OUTL+	Positive Left-Speaker Output				
C2	SDA	Serial Data Input. Connect a $1k\Omega$ pullup resistor from SDA to V_{DD} .				
B1	CL_L	3D External Capacitor 3. Connect a 2.2nF capacitor to GND.				
B2	CL_H	3D External Capacitor 4. Connect a 22nF capacitor to GND.				
A1	CPVDD	Charge-Pump Power Supply				
A2	C1P	Charge-Pump Flying Capacitor Positive Terminal				
B3	VBIAS	Common-Mode Bias				
A3	CPGND	Charge-Pump GND				
A4	C1N	Charge-Pump Flying Capacitor Negative Terminal				
B4	INC1	Input C1. Left input or positive input (see Table 5a).				
A5	CPVSS	Charge-Pump Output. Connect to VSS.				
A6	HPL	Left Headphone Output				
B5	V _{SS}	Headphone Amplifier Negative Power Supply. Connect to CPVSS.				
B6	HPR	Right Headphone Output				
C5	INC2	Input C2. Right input or negative input (see Table 5a).				
C6	OUTRx	Mono Receiver Output				
D6	V _{DD}	Analog Power Supply				
D5	INB2	Input B2. Right input or negative input (see Table 5a).				
E6	CR_L	3D External Capacitor 1. Connect a 2.2nF capacitor to GND.				
E5	INB1	Input B1. Left input or positive input (see Table 5a).				
F6	GND	Analog Ground				
F5	CR_H	3D External Capacitor 2. Connect a 22nF capacitor to GND.				
E4	INA2	Input A2. Right input or negative input (see Table 5a).				
F4	OUTR+	Positive Right Speaker Output				
E3	INA1	Input A1. Left input or positive input (see Table 5a).				
F2	OUTR-	Negative Right Speaker Output				
E2	SHDN	Active-Low Hardware Shutdown				
_	EP Exposed Pad. The external pad lowers the package's thermal imped direct heat conduction path from the die to the PCB. The exposed p connected to GND. Connect the exposed thermal pad to the GND p					

Pin Description—MAX9776

PI	N		
TQFN	UCSP	NAME	FUNCTION
1	F1	PVDD	Class D Power Supply
2	E1	OUT-	Negative Left-Speaker Output
3	D2	SCL	Serial Clock Input. Connect a $1k\Omega$ pullup resistor from SCL to V _{DD} .
4, 29	D1, F3	PGND	Power Ground
5	C1	OUT+	Positive Left-Speaker Output
6	C2	SDA	Serial Data Input. Connect a $1k\Omega$ pullup resistor from SDA to V_{DD} .
7, 8, 23, 26, 28, 31	B1, B2, E6, F2, F4, F5	I.C.	Internal Connection. Leave unconnected. This pin is internally connected to the signal path. Do not connect together or to any other pin.
9	A1	CPVDD	Charge-Pump Power Supply
10	A2	C1P	Charge-Pump Flying Capacitor Positive Terminal
11	B3	VBIAS	Common-Mode Bias
12	A3	CPGND	Charge-Pump GND
13	A4	C1N	Charge-Pump Flying Capacitor Negative Terminal
14	B4	INC1	Input C1. Left input or positive input (see Table 5a).
15	A5	CPVSS	Charge-Pump Output. Connect to V _{SS} .
16	A6	HPL	Left Headphone Output
17	B5	V _{SS}	Headphone Amplifier Negative Power Supply. Connect to CPV _{SS} .
18	B6	HPR	Right Headphone Output
19	C5	INC2	Input C2. Right input or negative input (see Table 5a).
20	C6	OUTRx	Mono Receiver Output
21	D6	VDD	Analog Power Supply
22	D5	INB2	Input B2. Right input or negative input (see Table 5a).
24	E5	INB1	Input B1. Left input or positive input (see Table 5a).
25	F6	GND	Analog Ground
27	E4	INA2	Input A2. Right input or negative input (see Table 5a).
30	E3	INA1	Input A1. Left input or positive input (see Table 5a).
32	E2	SHDN	Active-Low Hardware Shutdown
EP	_	EP	Exposed Pad. The external pad lowers the package's thermal impedance by providing a direct heat conduction path from the die to the PCB. The exposed pad is internally connected to GND. Connect the exposed thermal pad to the GND plane.

Typical Application Circuits



MAX9775/MAX9776



Typical Application Circuits (continued)

MAX9775/MAX9776

Detailed Description

The MAX9775/MAX9776 ultra-low-EMI, filterless, Class D audio power amplifiers feature several improvements to switch-mode amplifier technology. The MAX9775/MAX9776 feature active emissions limiting circuitry to reduce EMI. Zero dead-time technology maintains state-of-the-art efficiency and THD+N performance by allowing the output FETs to switch simultaneously without cross-conduction. A unique filterless modulation scheme and spread-spectrum modulation create compact, flexible, low-noise, efficient audio power amplifiers while occupying minimal board space. The differential input architecture reduces common-mode noise pickup with or without the use of input-coupling capacitors. The MAX9775/MAX9776 can also be configured as single-ended input amplifiers without performance degradation.

The MAX9775/MAX9776 feature three fully differential input pairs (INA_, INB_, INC_) that can be configured as stereo single-ended or mono differential inputs. I²C provides control for input configuration, volume level, and mixer configuration. The MAX9775's 3D enhancement feature widens the stereo sound field to improve stereo imaging when stereo speakers are placed in close proximity.

DirectDrive allows the headphone and mono receiver amplifiers to output ground-referenced signals from a single supply, eliminating the need for large DC-blocking capacitors. Comprehensive click-and-pop suppression minimizes audible transients during the turn-on and turn-off of amplifiers.

Class D Speaker Amplifier

Comparators monitor the audio inputs and compare the complementary input voltages to a sawtooth waveform. The comparators trip when the input magnitude of the sawtooth exceeds their corresponding input voltage. The active emissions limiting circuitry slightly reduces the turn-on rate of the output H-bridge by slew-rate limiting the comparator output pulse. Both comparators reset at a fixed time after the rising edge of the second comparator trip point, generating a minimum-width pulse (ton(MIN),100ns typ) at the output of the second comparator (Figure 1). As the input voltage increases or decreases, the duration of the pulse at one output increases while the other output pulse duration remains the same. This causes the net voltage across the speaker (VOUT+ - VOUT-) to change. The minimum-width pulse helps the devices to achieve high levels of linearity.



Figure 1. Outputs with an Input Signal Applied

Operating Modes

Fixed-Frequency Modulation

The MAX9775/MAX9776 feature a fixed-frequency modulation mode with a 1.1MHz switching frequency, set through the I²C interface (Table 2). In fixed-frequency modulation mode, the frequency spectrum of the Class D output consists of the fundamental switching frequency and its associated harmonics (see the Wideband Output Spectrum Fixed-Frequency Mode graph in the *Typical Operating Characteristics*).

Spread-Spectrum Modulation

The MAX9775/MAX9776 feature a unique spread-spectrum modulation that flattens the wideband spectral components. Proprietary techniques ensure that the cycle-to-cycle variation of the switching period does not degrade audio reproduction or efficiency (see the *Typical Operating Characteristics*). Select spread-spectrum modulation mode through the I²C interface (Table 2). In spread-spectrum modulation mode, the switching frequency varies randomly by \pm 30kHz around the center frequency (1.16MHz). The modulation scheme remains the same, but the period of the sawtooth waveform changes from cycle to cycle (Figure 2). Instead of a large amount of spectral energy present at multiples of the switching frequency, the energy is now spread over a bandwidth that increases with frequency. Above a few megahertz, the wideband spectrum looks like white noise for EMI purposes (see Figure 3).





Figure 3. EMI with 76mm of Speaker Cable

MAX9775/MAX9776

Filterless Modulation/Common-Mode Idle The MAX9775/MAX9776 use Maxim's unique modulation scheme that eliminates the LC filter required by traditional Class D amplifiers, improving efficiency, reducing component count, conserving board space and system cost. Conventional Class D amplifiers output a 50% duty-cycle square wave when no signal is present. With no filter, the square wave appears across the load as a DC voltage, resulting in finite load current, increasing power consumption, especially when idling. When no signal is present at the input of the MAX9775/MAX9776, the outputs switch as shown in Figure 4. Because the MAX9775/MAX9776 drive the speaker differentially, the two outputs cancel each other, resulting in no net idle mode voltage across the speaker, minimizing power consumption.

DirectDrive

Traditional single-supply headphone amplifiers have outputs biased at a nominal DC voltage (typically half the supply) for maximum dynamic range. Large coupling capacitors are needed to block this DC bias from the headphone. Without these capacitors, a significant amount of DC current flows to the headphone, resulting in unnecessary power dissipation and possible damage to both headphone and headphone amplifier.

Maxim's DirectDrive architecture uses a charge pump to create an internal negative supply voltage. This allows the headphone outputs of the MAX9775/MAX9776 to be biased at GND, almost doubling dynamic range while operating from a single supply. With no DC component, there is no need for the large DC-blocking capacitors. Instead of two large (220µF, typ) tantalum capacitors, the MAX9775/MAX9776 charge pump requires two small ceramic capacitors, conserving board space, reducing cost, and improving the frequency response of the headphone amplifier. See the Output Power vs. Load Resistance and Charge-Pump Capacitor Size graph in the Typical Operating Characteristics for details of the possible capacitor sizes. There is a low DC voltage on the amplifier outputs due to amplifier offset. However, the offset of the MAX9775/MAX9776 is typically 1.4mV, which, when combined with a 32Ω load, results in less than 44nA of DC current flow to the headphones.



Figure 4. Outputs with No Input Signal

In addition to the cost and size disadvantages of the DC-blocking capacitors required by conventional headphone amplifiers, these capacitors limit the amplifier's low-frequency response and can distort the audio signal. Previous attempts at eliminating the output-coupling capacitors involved biasing the headphone return (sleeve) to the DC bias voltage of the headphone amplifiers. This method raises some issues:

- 1) The sleeve is typically grounded to the chassis. Using the midrail biasing approach, the sleeve must be isolated from system ground, complicating product design.
- 2) During an ESD strike, the driver's ESD structures are the only path to system ground. Thus, the amplifier must be able to withstand the full ESD strike.
- 3) When using the headphone jack as a lineout to other equipment, the bias voltage on the sleeve may conflict with the ground potential from other equipment, resulting in possible damage to the amplifiers.



Figure 5. Traditional Amplifier Output vs. MAX9775/MAX9776 DirectDrive Output

Charge Pump

The MAX9775/MAX9776 feature a low-noise charge pump. The switching frequency of the charge pump is half the switching frequency of the Class D amplifier, regardless of the operating mode. The nominal switching frequency is well beyond the audio range, and thus does not interfere with the audio signals, resulting in an SNR of 93dB. Although not typically required, additional high-frequency noise attenuation can be achieved by increasing the size of C2 (see the *Typical Application Circuits*). The charge pump is active in both speaker and headphone modes.

3D Enhancement

The MAX9775 features a 3D stereo enhancement function, allowing the MAX9775 to widen the stereo sound field and immerse the listener in a cleaner, richer sound experience. Note the MAX9776, mono Class D speaker amplifier does not feature 3D stereo enhancement.

As stereo speaker applications become more compact, the quality of stereophonic sound is jeopardized.



Figure 6. MAX9775 3D Stereo Enhancement

With Maxim's 3D stereo enhancement, it is possible to emulate stereo sound in situations where the speakers must be positioned close together. As shown in Figure 6, wave interference can be used to cancel the left channel in the vicinity of the listener's right ear and vice versa. This technique can yield an apparent separation between the speakers that is a factor of four or greater than the actual physical separation.

The external capacitors CL_L, CL_H, CR_L, and CR_H set the starting and stopping range of the 3D effect. CL_H and CR_H are for the lower limit (in the MAX9775 *Typical Application Circuit*, it is 1kHz), CR_L and CL_L are for the higher limit (10kHz). The internal resistor is typically 7k Ω and the frequencies are calculated as:

$$3D_START = \frac{1}{2\pi RC}$$

where R = $7k\Omega$ and C = CR_H and CL_H.

$$3D_STOP = \frac{1}{2\pi RC}$$

where R = $7k\Omega$ and C = CR_L and CL_L.

For example, with $CR_L = CL_L = 2.2nF$ and $CR_H = CL_H = 22nF$, the 3D start frequency is 1kHz and the 3D stop frequency is 10kHz.

Enabling the 3D sound effect results in an apparent 6dB gain because the internal left and right signals are mixed together. This gain can be nulled by volume adjusting the left and right signals. The volume control can be programmed through the I²C-compatible interface to compensate for the extra 6dB increase in gain. For example,

if the right and left volume controls are set for a maximum gain 0dB (11111 in Table 7, IN+6dB = 0 from Table 10) before the 3D effect is activated, the volume control should be programmed to -6dB (11001 in Table 7) immediately after the 3D effect has been activated.

Signal Path

The audio inputs of the MAX9775/MAX9776—INA, INB, and INC-are preamplified and then mixed by the input mixer to create three internal signals: Left (L), Right (R), and Mono (M). Tables 5a and 5b show how the inputs are mixed to create L. R. and M. These signals are then independently volume adjusted by the L, R, and M volume control and routed to the output mixer. The output mixer mixes the internal L, R, and M signals to create a variety of audio mixes that are output to the headphone speaker and mono receiver amplifiers. Figure 6 shows the signal path that the audio signals take.

Signal amplification takes place in three stages. In the first stage, the inputs (INA, INB, and INC) are preamplified. The amount by which each input is amplified is determined by the bits INA+20dB (B4 in the Input Mode Control Register) and IN+6dB (B3 in the Global Control Register). After preamplification, they are mixed in the Input Mixer to create the internal signals L, R, and M.

In the second stage of amplification, the internal L, R, and M signals are independently volume adjusted.

Finally, each output amplifier has its own internal gain. The speaker, headphone, and mono receiver amplifiers have fixed gains of 12dB, 3dB, and 3dB, respectively.

Current-Limit and Thermal Protection

The MAX9775/MAX9776 feature current limiting and thermal protection to protect the device from short circuits and overcurrent conditions. The headphone amplifier pulses in the event of an overcurrent condition with a pulse every 100µs as long as the condition is present. Should the current still be high, the above cycle is repeated. The speaker amplifier current-limit protection clamps the output current without shutting down the output. This can result in a distorted output. Current is limited to 1.6A in the speaker amplifiers and 170mA in the headphone and mono receiver amplifiers.

The MAX9775/MAX9776 have thermal protection that disables the device at +150°C until the temperature decreases to +120°C.



Figure 7. Signal Path

Click-and-Pop Suppression

In conventional single-supply headphone amplifiers, the output-coupling capacitor is a major contributor of audible clicks and pops. Upon startup, the amplifier charges the coupling capacitor to its bias voltage, typically half the supply. Likewise, during shutdown, the capacitor is discharged to GND. This results in a DC shift across the capacitor, which, in turn, appears as an audible transient at the speaker. Since the MAX9775/MAX9776 headphone amplifier does not require output-coupling capacitors, this problem does not arise.

In most applications, the output of the preamplifier driving the MAX9775/MAX9776 has a DC bias of typically half the supply. During startup, the input-coupling capacitor is charged to the preamplifier's DC bias voltage, resulting in a DC shift across the capacitor and an audible click/pop. An internal delay of 30ms eliminates the click/pop caused by the input filter.

Shutdown

The MAX9775/MAX9776 feature a 0.1µA hard shutdown mode that reduces power consumption to extend battery life and a soft shutdown where current consumption is typically 8.5µA. Hard shutdown is controlled by connecting the SHDN pin to GND, disabling the amplifiers, bias circuitry, charge pump, and I²C. In shutdown, the headphone amplifier output impedance is $1.4k\Omega$ and the speaker output impedance is $300k\Omega$. Similarly, the MAX9775/MAX9776 enter soft-shutdown when the SHDN bit = 0 (see Table 2). The I^2C interface is active and the contents of the command register are not affected when in soft-shutdown. This allows the master to write to the MAX9775/MAX9776 while in shutdown. The I²C interface is completely disabled in hardware shutdown. When the MAX9775/MAX9776 are re-enabled the default settings are applied (see Table 3).

I²C Interface

The MAX9775/MAX9776 feature an I²C 2-wire serial interface consisting of a serial data line (SDA) and a serial clock line (SCL). SDA and SCL facilitate communication between the MAX9775/MAX9776 and the master at clock rates up to 400kHz. Figure 8 shows the 2-wire interface timing diagram. The MAX9775/MAX9776 are receive-only slave devices relying on the master to generate the SCL signal. The master, typically a microcontroller, generates SCL and initiates data transfer on the bus. The MAX9775/MAX9776 cannot write to the SDA bus except to acknowledge the receipt of data from the master. The MAX9775/MAX9776 will not acknowledge a read command from the master.

A master device communicates to the MAX9775/ MAX9776 by transmitting the proper address followed by the data word. Each transmit sequence is framed by a START (S) or REPEATED START (Sr) condition and a STOP (P) condition. Each word transmitted over the bus is 8 bits long and is always followed by an acknowledge clock pulse.

The MAX9775/MAX9776 SDA line operates as both an input and an open-drain output. A pullup resistor, greater than 500 Ω , is required on the SDA bus. The MAX9775/MAX9776 SCL line operates as an input only. A pullup resistor (greater than 500 Ω) is required on SCL if there are multiple masters on the bus or if the master in a single-master system has an open-drain SCL output. Series resistors in line with SDA and SCL are optional. Series resistors protect the digital inputs of the MAX9775/MAX9776 from high-voltage spikes on the bus lines, and minimize crosstalk and undershoot of the bus signals.



Figure 8. 2-Wire Serial-Interface Timing Diagram

Bit Transfer

One data bit is transferred during each SCL cycle. The data on SDA must remain stable during the high period of the SCL pulse. Changes in SDA while SCL is high are control signals (see the *START and STOP Conditions* section). SDA and SCL idle high when the I²C bus is not busy.

START and STOP Conditions

A master device initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA while SCL is high (Figure 9). A START (S) condition from the master signals the beginning of a transmission to the MAX9775/MAX9776. The master terminates transmission, and frees the bus, by issuing a STOP (P) condition. The bus remains active if a REPEATED START (Sr) condition is generated instead of a STOP condition.

Early STOP Conditions

The MAX9775/MAX9776 recognize a STOP condition at any point during data transmission except if the STOP condition occurs in the same high pulse as a START condition.

Slave Address

The MAX9775/MAX9776 are available with one preset slave address (see Table 1). The address is defined as





the seven most significant bits (MSBs) followed by the Read/Write bit. The address is the first byte of information sent to the MAX9775/MAX9776 after the START condition. The MAX9775/MAX9776 are slave devices only capable of being written to. The Read/Write bit should be a zero when configuring the MAX9775/ MAX9776.

Acknowledge

The acknowledge bit (ACK) is a clocked 9th bit that the MAX9775/MAX9776 use to handshake receipt of each byte of data (see Figure 10). The MAX9775/MAX9776 pull down SDA during the master-generated 9th clock pulse. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master may reattempt communications.

Table 1. MAX9775/MAX9776 Address Map

PART	SLAVE ADDRESS								
FARI	A6	A5	A 4	A3	A2	A1	A0	R/W	
MAX9775	1	0	0	1	1	0	0	0	
MAX9776	1	0	0	1	1	0	1	0	







Figure 11. Write Data Format Example

Write Data Format

A write to the MAX9775/MAX9776 includes transmission of a START condition, the slave address with the R/W bit set to 0 (Table 1), one byte of data to configure the Command Register, and a STOP condition. Figure 11 illustrates the proper format for one frame.

The MAX9775/MAX9776 only accept write data, but they acknowledge the receipt of the address byte with the R/W bit set high. The MAX9775/MAX9776 do not write to the SDA bus in the event that the R/W bit is set high. Subsequently, the master reads all 1's from the MAX9775/MAX9776. Always set the R/W bit to zero to avoid this situation.

Programming the MAX9775/MAX9776

The MAX9775/MAX9776 are programmed through 6 control registers. Each register is addressed by the 3 MSBs (B5–B7) followed by 5 configure bits (B0–B4) as shown in Table 2. Correct programming of the MAX9775/MAX9776 requires writing to all 6 control registers. Upon power-on, their default settings are as listed in Table 3.

Table 2. Control Registers

	-	1	1	1			r			
FUNCTION	B7	B6	B5	B4	B3	B2	B1	B0		
FUNCTION	(COMMAND			DATA					
Input Mode Control	0	0	0	INA+20dB	INA+20dB INMODE (Tables 5a and 5b)					
Mono Volume Control	0	0	1		MVOL (Table 7)					
Left Volume Control	0	1	0			LVOL (Tak	ole 7)			
Right Volume Control	0	1	1			RVOL (Tal	ole 7)			
Output Mode Control	1	0	0	MONO+6dB	MONO+6dB OUTMODE (Table 9)					
Global Control Register	1	0	1	SHDN	IN+6dB	MUTE	SSM	3D/MONO		

Table 3. Power-On Reset Conditions

COMMAND DATA		DESCRIPTION
Input Mode (000)	10000	Input A gain = +20dB; input A, B, and C singled-ended stereo inputs
Mono Volume (001)	11111	Maximum volume
Left Volume (010)	11111	Maximum volume
Right Volume (011)	11111	Maximum volume
Output Mode (100)	01000	0dB of extra mono gain, mode 8: stereo headphone, stereo speaker
Global Control Register (101)	00011	Powered-off, input B/C gain = 0dB, MUTE off, SSM on, 3D/MONO on

Input Mode Control

MAX9775/MAX9776

Table 4. Input Mode Control Register

REGISTER	B7	B6	B5	B4	B3	B2	B1	B0
Input Mode Control	0	0	0	INA+20dB	INN	/IODE (Tabl	es 5a and 5	ib)

The MAX9775/MAX9776 have three flexible inputs that can be configured as single-ended stereo inputs or differential mono inputs. All input signals are summed into three unique signals—Left (L), Right (R), and Mono (M)—which are routed to the output amplifiers. The bit INA+20dB allows the option of boosting low-level signals on INA. INA+20dB can be set as follows: 1 = Input A's gain +20dB for low-level signals such as FM receivers.

0 =Input A's gain is either 0dB or +6dB as set by IN+6dB (bit B3 of the Control Register).

Tables 5a and 5b show how the inputs—INA, INB, and INC—are mixed to create the internal signals Left (L), Right (R), and Mono (M).

Table 5a. Input Mode

	PROGRAM	MING MODE				INPUT CON	FIGURATION		
	INM	ODE		INA1	INA2	INB1	INB2	INC1	INC2
B3	B2	B1	B0	INAT	INAZ	INDI	IND2	INCT	INC2
0	0	0	0	L	R	L	R	L	R
0	0	0	1	L	R	L	R	M+	M-
0	0	1	0	L	R	M+	M-	L	R
0	0	1	1	L	R	M+	M-	M+	M-
0	1	0	0	L	R	R+	R-	L+	L-
0	1	0	1	L	R	L+	L-	R+	R-
0	1	1	0	M+	M-	L	R	L	R
0	1	1	1	M+	M-	L	R	M+	M-
1	0	0	0	M+	M-	M+	M-	L	R
1	0	0	1	M+	M-	M+	M-	M+	M-
1	0	1	0	M+	M-	R+	R-	L+	L-
1	0	1	1	M+	M-	L+	L-	R+	R-

Table 5b. Internal Signals L, R, and M

PR	OGRAM	MING MC	DDE	INTERNAL SI	GNALS LEFT (L), RIGHT (R), A	ND MONO (M)
	INM	ODE			R	М
B3	B2	B1	B0	-	n	NI NI
0	0	0	0	INA1 + INB1 + INC1	INA2 + INB2 + INC2	—
0	0	0	1	INA1 + INB1	INA2 + INB2	INC1 - INC2
0	0	1	0	INA1 + INC1	INA2 + INC2	INB1 - INB2
0	0	1	1	INA1	INA2	(INB1 - INB2) + (INC1 - INC2)
0	1	0	0	INA1 + (INC1 - INC2)	INA2 + (INB1 - INB2)	_
0	1	0	1	INA1 + (INB1 - INB2)	INA2 + (INC1 - INC2)	
0	1	1	0	INB1 + INC1	INB2 + INC2	INA1 - INA2
0	1	1	1	INB1	INB2	(INA1 - INA2) + (INC1 - INC2)
1	0	0	0	INC1	INC2	(INA1 - INA2) + (INB1 - INB2)
1	0	0	1	_	_	(INA1 - INA2) + (INB1 - INB2) + (INC1 - INC2)
1	0	1	0	INC1 - INC2	INB1 - INB2	INA1 - INA2
1	0	1	1	INB1 - INB2	INC1 - INC2	INA1 - INA2



Mono/Left/Right Volume Control

Table 6. Mono/Left/Right Volume Control Registers

REGISTER	B7	B6	B5	B4	B3	B2	B1	B0
Mono Volume Control	0	0	1			MVOL		
Left Volume Control	0	1	0	LVOL				
Right Volume Control	0	1	1			RVOL		

The MAX9775/MAX9776 have separate volume controls for each of the internal signals: Left (L), Right (R), and Mono (M). The final gain of each signal is determined by the way the following bits are set: MVOL, LVOL, RVOL, INA+20dB, IN+6dB, and MONO+6dB. Table 7 shows how to configure the L, R, and M amplifiers for specific gains.

Table 7. Volume Control Settings

	MVO	L/LVOL/F	VOL		GAIN (dB)
B4	B3	B2	B1	B0	GAIN (UB)
0	0	0	0	0	Mute
0	0	0	0	1	-75
0	0	0	1	0	-71
0	0	0	1	1	-67
0	0	1	0	0	-63
0	0	1	0	1	-59
0	0	1	1	0	-55
0	0	1	1	1	-51
0	1	0	0	0	-47
0	1	0	0	1	-44
0	1	0	1	0	-41
0	1	0	1	1	-38
0	1	1	0	0	-35
0	1	1	0	1	-32
0	1	1	1	0	-29
0	1	1	1	1	-26

	MVO	L/LVOL/R	VOL		
B4	B3	B2	B1	B0	GAIN (dB)
1	0	0	0	0	-23
1	0	0	0	1	-21
1	0	0	1	0	-19
1	0	0	1	1	-17
1	0	1	0	0	-15
1	0	1	0	1	-13
1	0	1	1	0	-11
1	0	1	1	1	-9
1	1	0	0	0	-7
1	1	0	0	1	-6
1	1	0	1	0	-5
1	1	0	1	1	-4
1	1	1	0	0	-3
1	1	1	0	1	-2
1	1	1	1	0	-1
1	1	1	1	1	0

Output Mode Control

Table 8. Output Mode Control Register

REGISTER	B7	B6	B5	B4	B3	B2	B1	B0
Output Mode Control	1	0	0	MONO+6dB		OUTMODE	E (Table 9)	

MONO+6dB in the Output Mode Control register allows an extra 6dB of gain on the internal mono signal:

1 = Additional 6dB of gain is applied to the internal Mono (M) signal path.

0 = No additional gain is applied to the Internal Mono (M) signal path.

The MAX9775 has five output amplifiers: a mono receiver amplifier, a stereo DirectDrive headphone

amplifier, and a stereo Class D amplifier. The MAX9776 has four output amplifiers: a mono receiver amplifier, a stereo DirectDrive headphone amplifier, and a mono Class D amplifier.

Table 9 shows how each of the three internal signals— Left (L), Right (R), and Mono (M)—are mixed and routed to the various outputs.

Table 9. Output Modes

MODE		OUT	NODE		DECEWED			MAX	9775	MAX9776
MODE	B3	B2	B1	B0	RECEIVER	LEFT HP	RIGHT HP	LEFT SPK	RIGHT	SPK
0	0	0	0	0	—		_	_	_	—
1	0	0	0	1	М	_	—	_	_	—
2	0	0	1	0	—	_	_	М	М	М
3	0	0	1	1	—	М	М	М	М	М
4	0	1	0	0	—	М	М	_		—
5	0	1	0	1			—			—
6	0	1	1	0	$^{1}/_{2}(L + R)$	_	—	_		—
7	0	1	1	1	_	_	_	L	R	L + R
8	1	0	0	0	—	L	R	L	R	L + R
9	1	0	0	1	—	L	R	_	_	—
10	1	0	1	0	—		_	_		—
11	1	0	1	1	$M + \frac{1}{2}(L + R)$	_	_			—
12	1	1	0	0		_	_	L + M	R + M	L + R + 2M
13	1	1	0	1	—	L + M	R + M	L + M	R + M	L + R + 2M
14	1	1	1	0		L + M	R + M	_		—
15	1	1	1	1	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE

— = Amplifier off.

L = Left signal.

R = Right signal.

M = Mono signal.

Global Control Register

Table 10. Global Control Register

REGISTER	B7	B6	B5	B4	B3	B2	B1	В0
Global Control Register	1	0	1	SHDN	IN+6dB	MUTE	SSM	3D/MONO

The Global Control Register is used for global configurations, those affecting all inputs and outputs. The bits in the control register are shown in Table 11.

Table 11. Global Control Register Configurations

BIT	NAME	FUNCTION
B4	SHDN	 1 = Normal operation 0 = Low-power shutdown mode. I²C settings are saved.
В3	IN+6dB	 1 = All input signals are boosted by 6dB. 0 = All input signals are passed un-amplified. This bit does not affect INA if the INA+20dB bit (B4 of the Input Mode Control Register) is set to 1, in which case INA is boosted by 20dB.
B2	MUTE	1 = Mute all outputs.0 = All outputs are active.
B1	SSM	1 = Spread-spectrum Class D modulation.0 = Fixed-frequency Class D modulation.
во	3D/MONO	MAX9775: 1 = 3D Enhancement is on. 0 = 3D Enhancement is off. 1 = Speakers will output L+R in modes 7, 8, 12, and 13 (see Table 9). 0 = Speakers will output L in modes 7, 8, 12, and 13 (see Table 9).

Applications Information

Class D Filterless Operation

Traditional Class D amplifiers require an output filter to recover the audio signal from the amplifier's PWM output. The filters add cost, increase the solution size of the amplifier, and can decrease efficiency. The traditional PWM scheme uses large differential output swings ($2 \times V_{DD}(P-P)$) and causes large ripple currents. Any parasitic resistance in the filter components results in a loss of power, lowering the efficiency.

The MAX9775/MAX9776 do not require an output filter. The device relies on the inherent inductance of the speaker coil and the natural filtering of both the speaker and the human ear to recover the audio component of the square-wave output. Eliminating the output filter results in a smaller, less costly, more efficient solution.

Because the switching frequency of the MAX9775/ MAX9776 speaker output is well beyond the bandwidth of most speakers, voice coil movement due to the square-wave frequency is very small. Although this movement is small, a speaker not designed to handle the additional power may be damaged. For optimum results use a speaker with a series inductance > 10µH. Typical 8Ω speakers, for portable audio applications, exhibit series inductances in the 20µH to 100µH range.

Input Amplifier

Differential Input

The MAX9775/MAX9776 feature a programmable differential input structure, making it compatible with many CODECs, and offering improved noise immunity over a single-ended input amplifier. In devices such as cell phones, high-frequency signals from the RF transmitter can be picked up by the amplifier's input traces. The signals appear at the amplifier's inputs as commonmode noise. A differential input amplifier amplifies the difference of the two inputs and any signal common to both is cancelled.



2 x 1.5W, Stereo Class D Audio Subsystem with DirectDrive Headphone Amplifier Single-Ended Input The MAX9775/MAX9776 can be configured as a singleended input amplifier by appropriately configuring the Input Control Register (see Tables 5a and 5b).

DC-Coupled Input

The input amplifier can accept DC-coupled inputs that are biased to the amplifier's bias voltage. DC-coupling eliminates the input-coupling capacitors; reducing component count to potentially six external components (see the *Typical Application Circuits*). However, the highpass filtering effect of the capacitors is lost, allowing low-frequency signals to feed through to the load.

Unused Inputs

Connect any unused input pin directly to VBIAS. This saves input capacitors on unused inputs and provides the highest noise immunity on the input.

Component Selection

Input Filter

An input capacitor (CIN) in conjunction with the input impedance of the MAX9775/MAX9776 form a highpass filter that removes the DC bias from the incoming signal. The AC-coupling capacitor allows the amplifiers to automatically bias the signal to an optimum DC level. Assuming zero source impedance, the -3dB point of the highpass filter is given by:

$$f_{-3dB} = \frac{1}{2\pi R_{IN}C_{IN}}$$

Choose CIN so that f-3dB is well below the lowest frequency of interest. Use capacitors whose dielectrics have low-voltage coefficients, such as tantalum or aluminum electrolytic. Capacitors with high-voltage coefficients, such as ceramics, may result in increased distortion at low frequencies.

Other considerations when designing the input filter include the constraints of the overall system and the actual frequency band of interest. Although high-fidelity audio calls for a flat-gain response between 20Hz and 20kHz, portable voice-reproduction devices such as cell phones and two-way radios need only concentrate on the frequency range of the spoken human voice (typi-

cally 300Hz to 3.5kHz). In addition, speakers used in portable devices typically have a poor response below 300Hz. Taking these two factors into consideration, the input filter may not need to be designed for a 20Hz to 20kHz response, saving both board space and cost due to the use of smaller capacitors.

Class D Output Filter

The MAX9775/MAX9776 do not require a Class D output filter. The devices pass EN55022B emission standards with 152mm of unshielded speaker cables. However, output filtering can be used if a design is failing radiated emissions due to board layout or cable length, or the circuit is near EMI-sensitive devices. Use a ferrite bead filter when radiated frequencies above 10MHz are of concern. Use an LC filter when radiated frequencies below 10MHz are of concern, or when long leads (> 152mm) connect the amplifier to the speaker. Figure 12 shows optional speaker amplifier output filters.

External Component Selection

BIAS Capacitor

VBIAS is the output of the internally generated DC bias voltage. The VBIAS bypass capacitor, CVBIAS improves PSRR and THD+N by reducing power supply and other noise sources at the common-mode bias node, and also generates the clickless/popless, startup/shutdown DC bias waveforms for the speaker amplifiers. Bypass VBIAS with a 1µF capacitor to GND.



Figure 12. Speaker Amplifier Output Filter

Charge-Pump Capacitor Selection

Use capacitors with an ESR less than $100m\Omega$ for optimum performance. Low-ESR ceramic capacitors minimize the output resistance of the charge pump. Most surface-mount ceramic capacitors satisfy the ESR requirement. For best performance over the extended temperature range, select capacitors with an X7R dielectric or better. Table 12 lists suggested manufacturers.

Flying Capacitor (C1)

The value of the flying capacitor (C1) affects the output resistance of the charge pump. A C1 value that is too small degrades the device's ability to provide sufficient current drive, which leads to a loss of output voltage. Increasing the value of C1 reduces the charge-pump output resistance to an extent. Above 1μ F, the on-resistance of the switches and the ESR of C1 and C2 dominate.

Output Capacitor (C2)

The output capacitor value and ESR directly affect the ripple at CPV_{SS}. Increasing the value of C2 reduces output ripple. Likewise, decreasing the ESR of C2 reduces both ripple and output resistance. Lower capacitance values can be used in systems with low maximum output power levels. See the Output Power vs. Load Resistance and Charge-Pump Capacitor Size graph in the *Typical Operating Characteristics*.

CPV_{DD} Bypass Capacitor (C3)

The CPV_{DD} bypass capacitor (C3) lowers the output impedance of the power supply and reduces the impact of the MAX9775/MAX9776's charge-pump switching transients. Bypass CPV_{DD} with C3 to PGND and place it physically close to the CPV_{DD} and PGND. Use a value for C3 that is equal to C1.

Supply Bypassing, Layout, and Grounding

Proper layout and grounding are essential for optimum performance. Use large traces for the power-supply inputs and amplifier outputs to minimize losses due to parasitic trace resistance. Large traces also aid in moving heat away from the package. Proper grounding improves audio performance, minimizes crosstalk between channels, and prevents any switching noise from coupling into the audio signal. Connect PGND and GND together at a single point on the PCB. Route all traces that carry switching transients away from GND and the traces/components in the audio signal path. Connect all of the power-supply inputs (CPV_{DD}, V_{DD}, and PV_{DD}) together. Bypass CPV_{DD} with a 1µF capacitor to CPGND. Bypass V_{DD} with 1µF capacitor to GND. Bypass PV_{DD} with a 1µF capacitor in parallel with a 0.1µF capacitor to PGND. Place the bypass capacitors as close to the MAX9775/MAX9776 as possible. Place a bulk capacitor between PV_{DD} and PGND if needed.

Use large, low-resistance output traces. Current drawn from the outputs increases as load impedance decreases. High output trace resistance decreases the power delivered to the load. Large output, supply, and GND traces also allow more heat to move from the MAX9775/MAX9776 to the PCB, decreasing the thermal impedance of the circuit.

TQFN Applications Information

The MAX9776 TQFN-EP package features an exposed thermal pad on its underside. This pad lowers the package's thermal impedance by providing a direct heat conduction path from the die to the PCB. The exposed pad is internally connected to GND. Connect the exposed thermal pad to the PCB GND plane.

WLP Applications Information

For the latest application details on WLP construction, dimensions, tape carrier information, PCB techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information of reliability testing results, refer to Application Note 1891: Understanding the Basics of the Wafer-Level Chip-Scale Package (WL-CSP) available on Maxim's website at <u>www.maxim-ic.com/ucsp</u>.

WLP Thermal Consideration

When operating at maximum output power, the WLP thermal dissipation can become a limiting factor. The WLP package does not dissipate as much power as a TQFN and as a result will operate at a higher temperature. At peak output power into a 4 Ω load, the MAX9775/MAX9776 can exceed its thermal limit, triggering thermal protection. As a result, do not choose the WLP package when maximum output power into 4 Ω is required.

Table 12. Suggested Capacitor Manufacturers

SUPPLIER	SUPPLIER PHONE		WEBSITE	
Taiyo Yuden	800-348-2496	847-925-0899	www.t-yuden.com	
TDK	807-803-6100	847-390-4405	www.component.tdk.com	



Chip Information

PROCESS: BICMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)

COMMON DIMENSIONS														EXPOSED PAD VARIATIONS												
KG		16L 5x5 20L 5x5 28L 5x5 32L 5x5 40L 5x5 IN. NDM. MAX. MIN. NDM. MAX. MIN. NDM. MAX. MIN. NDM. MAX.									PKG.		D2			E2										
YMBOL	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.				CODE	s	MIN.	NOM.	MAX.	MIN.	NDM.	MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	1			T165	5-2	3.00	3.10	3.20	3.00	3.10	3.20
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	1			T1655	j-3	3.00	3.10	3.20	3.00	3.10	3.20
A2	_	20 RE			20 RE			0 RE			20 REF		-	20 RE		1			T1655	5N-1	3.00	3.10	3.20	3.00	3.10	3.20
											0.25								T205	5-3	3.00	3.10	3.20	3.00	3.10	3.20
D											5.00								T205	5-4	3.00	3.10	3.20	3.00	3.10	3.20
E									_		5.00	_				4			T205		3.15	3.25		3.15	3.25	3.35
e		BO BS			<u>65 B</u>			50 BS			<u>50 BS</u>		-	40 BS		1				5MN-5	3.15	3.25	3.35	3.15	3.25	3.35
ĸ	0.25	-		0.25			0.25		_	0.25			0.25		-	4			T285		3.15	3.25	3.35	3.15	3.25	3.35
	0.30		0.50	0.45		0.65	0.45		0.65	0.30	0.40	0.50	0.30		0.50	-			T285		2.60	2.70	2.80	2.60	2,70	2.80
N		16			20			28			32			40		4			T285		2.60	2.70	2.80	2.60	2.70	2.80
ND NE		4			5			7			8			10 10		-			T285	_	3.15	3.25		3.15	3.25	3.35
EDEC	<u>,</u>	HHB		,			V	HHD-	1	~	0 /HHD-2	•	-			1			1285		2.60	2.70		2.60	2.70	2.90
		11112							•			•				1			T285		3.15	3.25	2.00	3.15	3.25	3.35
																					3.15	3.25	3.35	3.15		3.35
NDTES:								T285		3.15	3.25	3.35	3.15	3.25	3.35											
1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.									1325		3.00	3.10	3.20	3.00	3.10	3.20										
2. ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES.										T325		3.00	3.10	3.20	3.00	3.10	3.20									
3. N I																			T325		3.00	3.10	3.20	3.00	3.10	3.20
<u>F</u> THE																-			T325		3.00	3.10	3.20	3.00	3.10	3.20
											MINAL E INDI						#1		T405		3.40	3.50	3.60	3.40	3.50	3.60
		-,									ATURE.						Π1		T405		3,40	3,50	3.60	3,40	3.50	3.60
5. DIM													SURFI	BET	VFF	'N				5MN-1	3.40	3.50	3.60	3.40	3.50	3.60
ND 7. DEF 8. COF 9. DRA 12. VAI 11. MAF 12. NUN	AND POPUL PLANA AWING 355-3 RPAG RPAG RER AD CE	NE R ATIO RITY CON CON CON CON IS F OF L CNTER	EFER N IS APP FORM 555-0 ALL N FOR F EADS CLINE	e to Pos: Lies Is to 6, t4 Not 1 Packa S Sho S to	THE SIBLE TO J JEI 055- EXCEI AGE I IWN 6 BE	NUMB THE E DEC M 1 AND ED 0.1 DRIEN ARE F AT T	A SYM CXPOS C220, C T40 C MM TATIO TOR R RUE P	TEI IMETR ED H EXC 55-2 IN RE EFER OSIT	RICAL EAT EPT FERE ENCE	FAS SINK EXPO NCE	HIDN. SLUG ISED F DNLY. Y. EFINE:	AS PAD D B1	VEL Dimen	L AS NSION	the For	ter R	RMII	CTIVELY. NALS. °, ±0.05		TITLE: PAC	KAGE	о пот		,		(]/
RAWIN	GN	от то	o so	ALE	_															16,2 APPROV			CUMENT	HIN Q CONTR 1-014	OL NO.	5×5×0 Rev.

M/IXI/N

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)



PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
36 WLP	W363A3+3	<u>21-0024</u>
32 TQFN-EP	T3255-4	<u>21-0140</u>

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED		
0	3/07	Initial release	_		
1	7/07	Initial release of MAX9776 UCSP package and updated Tables 3 and 5b	1, 7, 27, 28		
2	9/07	Initial release of MAX9775 UCSP and removal of MAX9775 TQFN, updated <i>Pin Description</i> and Table 9	1, 12, 15, 30, 33, 34		
3	1/08	Updated the Typical Application Circuits	17, 18		
4	8/08	Changed package code and drawing	1, 33, 34, 37		

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600