







TPS4811-Q1 SLUSEE5C – JANUARY 2022 – REVISED DECEMBER 2022

# TPS4811-Q1 100-V Automotive Smart High Side Driver with Protection and Diagnostics

# 1 Features

**TEXAS** 

INSTRUMENTS

- AEC-Q100 qualified with the following results

   Device temperature grade 1: -40°C to +125°C ambient operating
  - temperature range Functional Safety-Capable
  - Documentation available to aid functional safety system design
- 3.5-V to 80-V input range (100-V absolute maximum)
- Output reverse polarity protection down to -30 V
- Integrated 12-V charge pump with 100-µA capacity
- Low 1.6-µA shutdown current (EN/UVLO = Low)
- Strong pull up (3.7 A) and pull down (4 A) gate driver
- Drives external back-to-back N-Channel MOSFETs
- Variant with Integrated pre-charge switch driver (TPS48111-Q1) to drive capacitive loads
- Two-level adjustable overcurrent protection (IWRN, ISCP) with adjustable circuit breaker timer (TMR) and fault flag output (FLT\_I)
- Fast short-circuit protection: 1.2 μs (TPS48111-Q1), 4 μs (TPS48110-Q1)
- Accurate analog current monitor output (IMON) ±2 % at 30 mV V<sub>SNS</sub>
- Accurate, Adjustable undervoltage lockout (UVLO) and overvoltage protection (OV) – < ±2 %</li>
- Remote overtemperature sensing (DIODE) and protection with fault flag output (FLT\_T)

# 2 Applications

- Power distribution box
- Body control module
- DC/DC converter
- Battery management system



Smart High Side Driver for Heater Loads

# **3 Description**

The TPS4811x-Q1 family is a 100-V smart high side driver with protection and diagnostics. With wide operating voltage range of 3.5 V–80 V, the device is suitable for 12-V, 24-V and 48-V system designs.

It has a strong 3.7-A peak source (PU) and 4-A peak sink (PD) GATE driver that enables power switching using parallel FETs in high current system designs. Use INP as the gate driver control input.

The device has accurate current sensing (±2 %) output (IMON) enabling system designs for energy management. The device has integrated two-level overcurrent protection with FLT\_I output with complete adjustability of thresholds and response time. Auto-retry and latch-off fault behavior can be configured. The device features remote overtemperature protection with FLT\_T output.

The TPS48111-Q1 integrates a pre-charge driver (G) with control input (INP\_G). This features enables designs that must drive large capacitive loads. In shutdown mode, the controller draws a total shutdown current of 1.6  $\mu$ A at 48-V supply input.

The TPS4811x-Q1 is available in a 19-pin VSSOP package with a pin removed between adjacent high voltage and low voltage pins, providing 0.8-mm clearance.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
TPS48110-Q1, TPS48111-Q1	VSSOP (19)	5.10 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



**Circuit Breaker for DC-DC Converter** 

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



# **Table of Contents**

1 Features1	
2 Applications1	
3 Description	
4 Revision History	
5 Device Comparison Table	
6 Pin Configuration and Functions	
7 Specifications	
7.1 Absolute Maximum Ratings5	
7.2 ESD Ratings5	
7.3 Recommended Operating Conditions5	
7.4 Thermal Information6	i.
7.5 Electrical Characteristics6	i.
7.6 Switching Characteristics8	
7.7 Typical Characteristics	
8 Parameter Measurement Information12	
9 Detailed Description14	
9.1 Overview	
9.2 Functional Block Diagram14	

9.3 Feature Description	.15
10 Application and Implementation	.27
10.1 Application Information	27
10.2 Typical Application: Driving HVAC PTC Heater	
Load on KL40 Line in Power Distribution Unit	.27
10.3 Typical Application: Driving B2B FETs With	
Pre-charging the Output Capacitance	.33
10.4 Power Supply Recommendations	.35
10.5 Layout	36
11 Device and Documentation Support	.38
11.1 Receiving Notification of Documentation Updates	38
11.2 Support Resources	38
11.3 Trademarks	38
11.4 Electrostatic Discharge Caution	38
11.5 Glossary	38
12 Mechanical, Packaging, and Orderable	
Information	38

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision B (September 2022) to Revision C (December 2022)	Page
•	Changed device status from Advance Information to Production Data	1



# **5** Device Comparison Table

	TPS48110-Q1	TPS48111-Q1
Overvoltage protection	Yes	No
Pre-charge driver	No	Yes
Short-circuit protection response time	4 µs	1.2 µs
Overtemperature fault response	Auto-retry with fixed 512-ms timer	Latch-off

# **6** Pin Configuration and Functions



Figure 6-1. DGX Package, 19-Pin VSSOP (Top View)

Table	6-1.	Pin	Functions
TUDIC	v		i unouono

PIN					
NAME	NAME TPS48110-Q1 TPS48111-Q1		TYPE	DESCRIPTION	
	DGX-19	(VSSOP)	]		
EN/UVLO	1	1	I	EN/UVLO input. A voltage on this pin above 1 V enables normal operation. Forcing this pin below 0.3 V shuts down the TPS4811x-Q1, reducing quiescent current to approximately 1.6 $\mu$ A (typical). Optionally connect to the input supply through a resistive divider to set the undervoltage lockout. When EN/UVLO is left floating an internal pull down of 60 nA pulls EN/UVLO low and keeps the device in OFF state.	
ov	2	_	I	Adjustable overvoltage threshold input. Connect a resistor ladder from input supply, OV to GND. When the voltage at OV exceeds the overvoltage cut-off threshold then the PD is pulled down to SRC turning OFF the external FET. When the voltage at OV goes below OV falling threshold then PU gets pulled up to BST, turning ON the external FET. OV must be connected to GND when not used. When OV is left floating an internal pull down of 60 nA pulls OV low and keeps PU pulled up to BST.	
INP_G	_	2	I	Input Signal. CMOS compatible input reference to GND that sets the state of G pin. INP_G has an internal pull-down to GND to keep G pulled to SRC when INP_G is left floating. Connect INP_G to GND if the G drive functionality is unused.	
INP	3	3	I	Input Signal. CMOS compatible input reference to GND that sets the state of PD and PU pins. INP has an internal pull-down to GND to keep PD pulled to SRC when INP is left floating.	



#### Table 6-1. Pin Functions (continued)

PIN				
	TPS48110-Q1	TPS48111-Q1	ТҮРЕ	DESCRIPTION
NAME	DGX-19 (VSSOP)			
FLT_T	4	4	0	Open Drain Fault Output. This pin asserts low when overtemperature fault is detected.
FLT_I	5	5	0	Open Drain Fault Output. This pin asserts low after the voltage on the TMR pin has reached the fault threshold of 1.1 V. This pin indicates the pass transistor is about to turn off due to an overcurrent condition. The FLT_I pin does not go to a high- impedance state until the overcurrent condition and the auto-retry time expire.
GND	6	6	G	Connect GND to system ground.
IMON	7	7	0	Analog current monitor output. This pin sources a scaled down ratio of current through the external current sense resistor $R_{SNS}$ . A resistor from this pin to GND converts current proportional to voltage. If unused, connect the pin to GND.
IWRN	8	8	I	Overcurrent detection setting. A resistor across IWRN to GND sets the over current comparator threshold. Connect IWRN to GND if overcurrent protection feature is not desired.
TMR	9	9	I	Fault Timer Input. A capacitor across TMR pin to GND sets the time for fault warning, fault turn-off (FLT_I) and retry periods. Leave it open for fastest setting. Connect TMR to GND to disable overcurrent protection.
DIODE	10	10	I	Diode connection for temperature sensing. Connect this pin to base and collector of an MMBT3904 NPN BJT. Connect DIODE to GND, if remote overtemperature protection feature is not desired.
G	_	11	0	GATE of external pre-charge FET. Connect to the GATE of the external FET. Leave the G pin floating if the G drive functionality is unused.
N.C	11		_	No connect.
BST	12	12	0	High Side Bootstrapped Supply. An external capacitor with a minimum value of > $Q_{g(tot)}$ of the external FET must be connected between this pin and SRC.
SRC	13	13	0	Source connection of the external FET.
PD	14	14	0	High Current Gate Driver Pull-Down. This pin pulls down to SRC. For the fastest turn-off, tie this pin directly to the gate of the external high side MOSFET.
PU	15	15	0	High Current Gate Driver Pull-Up. This pin pulls up to BST. Connect this pin to PD for maximum gate drive transition speed. A resistor can be connected between this pin and the gate of the external MOSFET to control the in-rush current during turn-on.
CS-	17	17	I	Current sense negative input.
CS+	18	18	I	Current sense positive input. Connect a 50 - 100- $\Omega$ resistor across CS+ to the external current sense resistor.
ISCP	19	19	I	Short-circuit detection threshold setting. Connect ISCP to CS– if short-circuit protection is not desired.
VS	20	20	Power	Supply pin of the controller.
·				



# **7** Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT	
	VS, CS+, CS–, ISCP to GND	-1	100		
	VS, CS+, CS- to SRC	-60	100		
	SRC to GND	-30	100		
	PU, PD, G, BST to SRC	-0.3	16	V	
Input Pins	TMR, IWRN, DIODE to GND	-0.3	5.5	1	
	OV, EN/UVLO, INP, INP_G, FLT_I , FLT_T to GND	-1	20		
	CS+ to CS-	-0.3	0.3		
	I <sub>(FLT_I)</sub> , I <sub>(FLT_T)</sub>		10	mA	
	I <sub>(CS+)</sub> to I <sub>(CS-)</sub> , 1msec	-100	100	IIIA	
Output Pins	PU, PD, G, BST to GND	-30	112	V	
	IMON to GND	-1	7.5		
Operating junction temperate	Operating junction temperature, $T_j$ <sup>(2)</sup>		150	°C	
Storage temperature, T <sub>stg</sub>	Storage temperature, T <sub>stg</sub>		150	U	

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

## 7.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>			
V <sub>(ESD)</sub> Electrostatic discharge	trostatic discharge Charged device model (CDM), per AEC Q100-011		Corner pins (EN/UVLO, DIODE, G, VS) ±750		
			Other pins	±500	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	NOM MAX	UNIT
Input Pins	VS, CS+, CS- to GND	0	80	V
	EN/UVLO, OV to GND	0	15	
Output Pins	FLT_I, FLT_T to GND	0	15	
	IMON to GND	0	5	
External	VS to GND	22		nF
Capacitor	BST to SRC	0.1		μF
Tj	Operating Junction temperature <sup>(2)</sup>	-40	150	°C

(1) Recommended Operating Conditions are conditions under which the device is intended to be functional. For specifications and test conditions, see Electrical Characteristics.

(2) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

#### 7.4 Thermal Information

		TPS4811x-Q1	
	THERMAL METRIC <sup>(1)</sup>	DGX	UNIT
		19 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	87	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	26.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	43.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.5	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	43.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 7.5 Electrical Characteristics

 $T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C; \text{ typical values at } T_{J} = 25^{\circ}C, V_{(VS)} = V_{(CS+)} = V_{(CS-)} = 48 \text{ V}, V_{(BST - SRC)} = 12 \text{ V}, V_{(SRC)} = 0 \text{ V}, V_{SNS} = V_{OItage across } R_{SNS}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTA	AGE	· · · ·				
V <sub>(VS)</sub>	Operating input voltage		3.5		80	V
V <sub>(VS_PORR)</sub>	VS POR threshold, rising		2.75	3	3.2	V
V <sub>(VS_PORF)</sub>	VS POR threshold, falling		2.65	2.9	3.1	V
I <sub>(Q)</sub>	Total System Quiescent current, I(GND)	V <sub>(EN/UVLO)</sub> = 2 V		613	700	μA
		V <sub>(EN/UVLO)</sub> = 0 V, V <sub>(SRC)</sub> = 0 V		1.6	5.36	μA
I <sub>(SHDN)</sub>	SHDN current, I <sub>(GND)</sub>	$V_{(EN/UVLO)} = 0 V, V_{(SRC)} = 0 V, -40^{\circ}C < T_{j} < 85^{\circ}C$		1.6	2.65	μA
ENABLE AND L	JNDERVOLTAGE LOCKOUT (EN/UVLO)	INPUT				
V <sub>(UVLOR)</sub>	UVLO threshold voltage, rising		1.16	1.18	1.2	V
V <sub>(UVLOF)</sub>	UVLO threshold voltage, falling		1.1	1.11	1.13	V
V <sub>(ENF)</sub>	Enable threshold voltage for low IQ shutdown, falling		0.3	0.7	0.9	V
	Enable Hysteresis			43	60	mV
I <sub>(EN/UVLO)</sub>	Enable input leakage current	V <sub>(EN/UVLO)</sub> = 12 V		61	320	nA
OVER VOLTAG	E PROTECTION (OV) INPUT - TPS48110-	Q1 Only				
V <sub>(OVR)</sub>	Overvoltage threshold input, rising	TDS48110_01_0ph/	1.16	1.18	1.2	V
V <sub>(OVF)</sub>	Overvoltage threshold input, falling	- TPS48110-Q1 Only	1.1	1.11	1.13	V
I <sub>(OV)</sub>	OV Input leakage current	0 V < V <sub>(OV)</sub> < 5 V		60	300	nA
CHARGE PUMF	P (BST–SRC)	· · · ·				
I <sub>(BST)</sub>	Charge Pump Supply current	V <sub>(BST - SRC)</sub> = 10 V	80	100	126	μA
V	Charge Pump Turn ON voltage		11	11.7	12.3	V
V <sub>(BST – SRC)</sub>	Charge Pump Turn OFF voltage		11.6	12.3	13	V
V <sub>(BST_UVLOR)</sub>	V <sub>(BST – SRC)</sub> UVLO voltage threshold, rising		7	7.6	8.1	V
V <sub>(BST_UVLOF)</sub>	V <sub>(BST – SRC)</sub> UVLO voltage threshold, falling		6	6.5	6.9	V
V <sub>(BST – SRC)</sub>	Charge Pump Voltage at $V_{(VS)}$ = 3.5 V		8.6			V
GATE DRIVER	OUTPUTS (PU, PD, G)					
R <sub>(PD)</sub>	Pull-Down Resistance			0.69	1.34	Ω
I <sub>(PU)</sub>	Peak Source Current			3.75		А
I <sub>(PD)</sub>	Peak Sink Current			4		А



## 7.5 Electrical Characteristics (continued)

 $T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C; \text{ typical values at } T_{J} = 25^{\circ}C, V_{(VS)} = V_{(CS+)} = V_{(CS-)} = 48 \text{ V}, V_{(BST-SRC)} = 12 \text{ V}, V_{(SRC)} = 0 \text{ V}, V_{SNS} = V_{OItage across } R_{SNS}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
l	Gate charge (sourcing) current, on state	TPS48111-Q1 Only	72	100	140	μA
I <sub>(G)</sub>	Gate discharge (sinking) current, off state		92	131	190	mA
CURRENT SEN	SE AND OVER CURRENT PROTECTION	(CS+, CS–, IMON, ISCP, IWRN)				
V <sub>(OS_SET)</sub>	Input referred offset (V_{SNS} to V_{(IMON)} scaling)	$R_{SET}$ = 100 Ω, $R_{IMON}$ = 5 kΩ, 10 kΩ (corresponds to V <sub>SNS</sub> = 6 mV to	-200		200	μV
V <sub>(GE_SET)</sub>	Gain error (V <sub>SNS</sub> to V <sub>(IMON)</sub> scaling)	30 mV) Gain of 45 and 90 respectively.	-1.27		1.27	%
		$V_{SNS}$ = 30 mV, R <sub>SET</sub> = 100 Ω, R <sub>IMON</sub> = 10 kΩ	-2		2	%
V <sub>(IMON_Acc)</sub>	IMON accuracy	$V_{SNS}$ = 6 mV, $R_{SET}$ = 100 Ω, $R_{IMON}$ = 5 kΩ	-5		5	%
M	Overcurrent protection (OCP) voltage	R <sub>SET</sub> = 100 Ω, R <sub>IWRN</sub> = 39.7 kΩ	29.2	72       100       14 $92$ 131       15 $-200$ 20 $-1.27$ 1.2 $-2$ $-2$ $-5$ $-2$ $-5$ $-31$ $29.2$ $30.6$ $31$ $8$ 10 $-7$ $13.7$ 15.6 $17$ $35$ $40$ $4$ $19$ $-2$ $-2$ $73$ $82$ $92$ $2.1$ $2.5$ $33$ $2.1$ $2.5$ $33$ $2.1$ $2.5$ $33$ $2.1$ $2.5$ $33$ $2.1$ $2.5$ $33$ $1.112$ $1.2$ $11$ $1.03$ $1.1$ $11$ $0.15$ $0.2$ $0.2$ $54$ $70$ $93$ $54$ $70$ $40$ $1.6$ $0.8$ $1.2$ $400$ $1.6$ $0.8$ $0.8$ $1.2$ $400$ $160$ $10$	31.5	mV
V <sub>(SNS_WRN)</sub>	threshold	R <sub>SET</sub> = 100 Ω, R <sub>IWRN</sub> = 120 kΩ	8	10	12	mV
I <sub>(ISCP)</sub>	SCP Input Bias current		13.7	15.6	17.6	μA
	Short-circuit protection (SCP) voltage	R <sub>ISCP</sub> = 2.1 kΩ	35	40	45	mV
V <sub>(SNS_SCP)</sub>	threshold	R <sub>ISCP</sub> = 750 Ω		19		mV
DELAY TIMER (	TMR)	· ·				
I(TMR_SRC_CB)	TMR source current		73	82	91	μA
I(TMR_SRC_FLT)	TMR source current		2.1	2.5	3.3	μA
I(TMR_SNK)	TMR sink current		2.1	2.5	3	μA
V <sub>(TMR_OC)</sub>	TMR voltage threshold for over current shutdown		1.112	1.2	1.3	V
V <sub>(TMR_FLT)</sub>	TMR voltage threshold for FLT_T assertion		1.03	1.1	1.2	V
V <sub>(TMR_LOW)</sub>	Voltage at TMR pin for AR counter falling threshold		0.15	0.2	0.22	V
INPUT CONTRO	DLS (INP, INP_G), FAULT FLAGS (FLT_I, I	FLT_T)				
R <sub>(FLT_I)</sub>	FLT_I Pull-down resistance		54	70	90	Ω
R <sub>(FLT_T)</sub>	FLT_T Pull-down resistance			70		Ω
I <sub>(FLT_T)</sub>	FLT Input leakage current				400	nA
V <sub>(INP_H)</sub>				1.6	2	V
V <sub>(INP_L)</sub>			0.8	1.2		V
V <sub>(INP_Hys)</sub>				400		mV
V <sub>(INP_G_H)</sub>				1.6	2	V
V <sub>(INP_G_L)</sub>		TPS48111–Q1 Only	0.8	1.2		V
V <sub>(INP_G_Hys)</sub>				400		mV
TEMPERATURE	SENSING AND PROTECTION (DIODE)					
1	External diada aurrent equires	High level		160		μA
I(DIODE)	External diode current source	Low level		10		μA
	Diode current ratio		15.4	16	16.6	A/A
T <sub>(DIODE_TSD_rising</sub>	DIODE sense TSD rising threshold	With MMBT3904 BJT for sensing		135		°C



# 7.6 Switching Characteristics

 $T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C; \text{ typical values at } T_{J} = 25^{\circ}C, V_{(VS)} = V_{(CS+)} = V_{(CS-)} = 48 \text{ V}, V_{(BST-SRC)} = 12 \text{ V}, V_{(SRC)} = 0 \text{ V}, V_{SNS} = V_{OItage across } R_{SNS}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PU(INP_H)</sub>	INP Turn ON propogation Delay	INP $\uparrow$ to PU $\uparrow$ , C <sub>L</sub> = 47 nF		1	2	μs
t <sub>PD(INP_L)</sub>	INP Turn OFF propogation Delay	INP $\downarrow$ to PD $\downarrow$ , C <sub>L</sub> = 47 nF			1	μs
t <sub>G(INP_G_H)</sub>	INP_G Turn ON propogation Delay	INP_G $\uparrow$ to G $\uparrow$ , C <sub>L</sub> = 1 nF		21		μs
t <sub>G(INP_G_L)</sub>	INP_G Turn OFF propogation Delay	$INP_G \downarrow to G \downarrow, C_L = 1 nF$		0.55	0.8	μs
t <sub>PD(EN_OFF)</sub>	EN Turn OFF Propogation Delay	EN $\downarrow$ to PD $\downarrow$ , C <sub>L</sub> = 47 nF		3.2	5	μs
t <sub>PD(UVLO_OFF)</sub>	UVLO Turn OFF Propogation Delay	UVLO $\downarrow$ to PD $\downarrow$ , C <sub>L</sub> = 47 nF		3.5	6	μs
t <sub>PD(VS_OFF)</sub>	PD Turn OFF delay during input supply (VS) interruption	$ \begin{array}{l} VS \downarrow V_{(VS \ PORF)} \text{ to PD } \downarrow, \ C_L = 47 \ nF, \\ INP = EN/UVLO = 2 \ V \end{array} $		54		μs
t <sub>PU(VS_ON)</sub>	PU Turn ON delay during input supply (VS) recovery	$ \begin{array}{l} VS \uparrow V_{(VS \ PORR)} \text{ to PU } \uparrow, C_L = 47 \text{ nF}, \\ INP = EN/UVLO = 2 \text{ V}, \text{ V}_{(BST-SRC)} > \\ V_{(BST_UVLOR)} \end{array} $		328	465	μs
t <sub>PD(OV_OFF)</sub>	OV Turn Off progopation Delay	$OV \uparrow to PD \downarrow, C_L = 47 \text{ nF}$		2.6	4	μs
+	Short-circuit protection propogation Delay	$(V_{CS+} - V_{CS-}) \uparrow V_{(SNS\_SCP)}$ to PD ↓, C <sub>L</sub> = 47 nF, TPS48111-Q1 Only		1.16	1.6	μs
t <sub>SC</sub>	Short-circuit protection propogation Delay	$\begin{array}{l} (V_{CS+}-V_{CS-})\uparrow V_{(SNS\_SCP)} \ \text{to PD} \ \downarrow, \\ C_L = 47 \ \text{nF}, \ \text{TPS48110-Q1 Only} \end{array}$		4	5	μs
•	Over current protection delay	$(V_{CS+} - V_{CS-})$ ↑ $V_{(SNS_WRN)}$ to PD ↓, C <sub>L</sub> = 47 nF, C <sub>TMR</sub> = 0 nF		25	30	μs
t <sub>oc</sub>	Over current protection delay	$(V_{CS+} - V_{CS-}) \uparrow V_{(SNS_WRN)}$ to PD $\downarrow$ , C <sub>L</sub> = 47 nF, C <sub>TMR</sub> = 22 nF		370		μs
t <sub>(FLT_I_ASSERT)</sub>	FLT_I assertion delay	C <sub>TMR</sub> = 22 nF		340		μs
t(FLT_I_DEASSERT)	FLT_I de-assertion delay			260		μs
t <sub>(FLT_T)AR</sub>	TSD Auto-retry	TPS48110-Q1 Only		512		msec



## 7.7 Typical Characteristics





## 7.7 Typical Characteristics (continued)





# 7.7 Typical Characteristics (continued)





## 8 Parameter Measurement Information



Figure 8-1. Timing Waveforms





Figure 8-2. Timing Waveforms



# 9 Detailed Description

#### 9.1 Overview

The TPS4811x-Q1 family is a 100-V smart high side driver with protection and diagnostics. With wide operating voltage range of 3.5 V - 80 V, the device is suitable for 12-V, 24-V, and 48-V system designs.

The device has a strong 3.7-A peak source (PU) and 4-A peak sink (PD) GATE driver that enables power switching using parallel FETs in high current system designs. Use INP as the gate driver control input. MOSFET slew rate control (ON and OFF) is possible by placing external R-C components.

The device has accurate current sensing ( $\pm 2$  % at 30-mV V<sub>SNS</sub>) output (IMON) enabling systems for energy management. The device has integrated two-level overcurrent protection with FLT\_I output with complete adjustability of thresholds and response time. Auto-retry and latch-off fault behavior can be configured.

The device features remote overtemperature protection with FLT\_T output enabling robust system protection.

TPS48110-Q1 has an accurate overvoltage protection (< ±2 %), providing robust load protection.

The TPS48111-Q1 integrates a pre-charge driver (G) with control input (INP\_G). This feature enables system designs that need to drive large capacitive loads by pre-charging first and then turning ON the main power FETs.

TPS4811x-Q1 has an accurate undervoltage protection (<  $\pm 2$  %) using EN/UVLO pin. Pull EN/UVLO low (< 0.3 V) to turn OFF the device and enter into shutdown state. In shutdown mode, the controller draws a total shutdown current of 1.6  $\mu$ A at 48-V supply input.

#### 9.2 Functional Block Diagram



Figure 9-1. TPS48110-Q1 Functional Block Diagram





Figure 9-2. TPS48111-Q1 Functional Block Diagram

#### 9.3 Feature Description

#### 9.3.1 Charge Pump and Gate Driver output (VS, PU, PD, BST, SRC)

Figure 9-3 shows simplified diagram of the charge pump and gate driver circuit implementation. The device houses a strong 3.7-A peak source and 4-A peak sink gate drivers. The strong gate drivers enable paralleling of FETs in high power system designs ensuring minimum transition time in saturation region. A 12-V, 100- $\mu$ A charge pump is derived from VS terminal and charges the external boot-strap capacitor, C<sub>BST</sub> that is placed across the GATE driver (BST and SRC).

In switching applications, if the charge pump supply demand is higher than 100  $\mu$ A, then supply BST externally using a low leakage diode and V<sub>AUX</sub> supply as shown in the Figure 9-3.

VS is the supply pin to the controller. With VS applied and EN/UVLO pulled high, the charge pump turns ON and charges the  $C_{BST}$  capacitor. After the voltage across  $C_{BST}$  crosses  $V_{(BST\_UVLOR)}$ , the GATE driver section gets activated. The device has a 1-V (typical) UVLO hysteresis to ensure chattering less performance during initial GATE turn ON. Choose  $C_{BST}$  based on the external FET's  $Q_G$  and allowed dip during FET turn ON. The charge pump remains enabled until the BST to SRC voltage reaches 12.3 V, typically, at which point the charge pump is disabled decreasing the current draw on the VS pin. The charge pump remains disabled until the BST to SRC voltage discharges to 11.7 V typically at which point the charge pump is enabled. The voltage between BST and SRC continue to charge and discharge between 12.3 V and 11.7 V as shown in the Figure 9-3.









Figure 9-4. Charge Pump Operation

Use the following equation to calculate the initial gate driver enable delay.

$$T_{DRV\_EN} = \frac{C_{BST} \times V_{(BST\_UVLOR)}}{100 \ \mu A}$$

Where,

 $C_{\text{BST}}$  is the charge pump capacitance connected across BST and SRC pins,

 $V_{(BST_UVLOR)} = 7.6 V$  (typical).

(1)



If  $T_{DRV\_EN}$  needs to be reduced then pre-bias BST terminal externally using an external V<sub>AUX</sub> supply through a low leakage diode D1 as shown in Figure 9-3. With this connection,  $T_{DRV\_EN}$  reduces to 350 µs. TPS4811x-Q1 application circuit with external sypply to BST is shown in Figure 9-5.





**Note** V<sub>AUX</sub> can be supplied by external supply ranging between 8.1 V and 15 V.

#### 9.3.2 Capacitive Load Driving

Certain end equipments like automotive power distribution unit power different loads including other ECUs. These ECUs can have large input capacitances. If power to the ECUs is switched on in uncontrolled way, large inrush currents can occur potentially damaging the power FETs.

To limit the inrush current during capacitive load switching, the following system design techniques can be used with TPS4811x-Q1 devices.

#### 9.3.2.1 FET Gate Slew Rate Control

For limiting inrush current during turn ON of the FET with capacitive loads, use  $R_1$ ,  $R_2$ ,  $C_1$  as shown in Figure 9-6. The  $R_1$  and  $C_1$  components slow down the voltage ramp rate at the gate of the FET. The FET source follows the gate voltage resulting in a controlled voltage ramp across the output capacitors.





Figure 9-6. Inrush Current limiting

Use the Equation 2 to calculate the inrush current during turn-ON of the FET.

$$I_{\text{INRUSH}} = C_{\text{LOAD}} \times \frac{V_{\text{BATT}}}{T_{\text{charge}}}$$

$$(2)$$

$$(2)$$

$$I_{\text{INRUSH}} = \frac{1}{R_1 \times C_1}$$
(3)

Where,

 $C_{LOAD}$  is the load capacitance, VBATT is the input voltage and  $T_{charge}$  is the charge time,  $V_{(BST-SRC)}$  is the charge pump voltage (12 V),

Use a damping resistor  $R_2$  (~ 10  $\Omega$ ) in series with C<sub>1</sub>. Equation 3 can be used to compute required C<sub>1</sub> value for a target inrush current. A 100 k $\Omega$  resistor for R<sub>1</sub> can be a good starting point for calculations.

Connecting PD pin of TPS4811x-Q1 directly to the gate of the external FET ensures fast turn OFF without any impact of  $R_1$  and  $C_1$  components.

 $C_1$  results in an additional loading on  $C_{BST}$  to charge during turn ON. Use Equation 4 to calculate the required  $C_{BST}$  value.

$$C_{BST} > Q_{g(total)} + 10 \times C_1$$

Where,  $Q_{g(total)}$  is the total gate charge of the FET.

#### 9.3.2.2 Using Precharge FET - (with TPS48111-Q1 Only)

In high-current applications where several FETs are connected in parallel, the gate slew rate control for the main FETs is not recommended due to unequal distribution of inrush currents among the FETs. This action makes FET selection complex and results in over sizing of the FETs.

The TPS48111-Q1 integrates precharge gate driver (G) with a dedicated control input (INP\_G). This feature can be used to drive a separate FET that can be used to precharge the capacitive load. Figure 9-7 shows the precharge FET implementation for capacitive load charging using TPS48111-Q1. An external capacitor Cg reduces the gate turn-ON slew rate and controls the inrush current.

(4)





#### Figure 9-7. Capacitor Charging Using Gate Slew Rate Control of Precharge FET

During power up with EN/UVLO high and  $C_{BST}$  voltage above  $V_{(BST\_UVLOR)}$  threshold, INP and INP\_G controls are active. For the precharge functionality, drive INP low to keep the main FETs OFF and drive INP\_G high. G output gets pulled up to BST with I<sub>G</sub>. Use Equation 5 to calculate the required C<sub>g</sub> value.

$$C_{g} = \frac{C_{LOAD} \times I(G)}{I_{INRUSH}}$$
(5)

Where,

 $I_{(G)}$  is 100 µA (typical) and  $C_{LOAD}$  is total load capacitance.

Use Equation 2 to calculate the  $I_{INRUSH}$ . A series resistor  $R_g$  must be used in conjunction with  $C_g$  to limit the discharge current from  $C_g$  during turn-off. The recommended value for  $R_g$  is between 220  $\Omega$  to 470  $\Omega$ . After the output capacitor is charged, turn OFF the precharge FET by driving INP\_G low. G gets pulled low to SRC with an internal 135-mA pulldown switch. The main FETs can be turned ON by driving INP high.

Figure 9-8 shows other system design approaches to charge large output capacitors in high current applications. The designs involve an additional power resistor in series in series with precharge FET. The back-to-back FET topology shown is typically used in bi-directional power control applications like battery management systems.





# Figure 9-8. TPS48111-Q1 application Circuits for Capacitive Load Driving Using Precharge FET and a Series Power Resistor

#### 9.3.3 Overcurrent and Short-Circuit Protection

TPS4811x-Q1 has two-level current protection.

- Adjustable overcurrent protection (I<sub>OC</sub>) threshold and response time (t<sub>OC</sub>),
- Adjustable short-circuit threshold (I<sub>SC</sub>) with internally fixed fast response (t<sub>SC</sub>).

Figure 9-9 shows the I-T characteristics.



Figure 9-9. Overcurrent and Short-Circuit Protection Characteristics



The device senses the voltage across the external current sense resistor through CS+ and CS–. Set the circuit breaker detection threshold using an external resistor  $R_{IWRN}$  across IWRN and GND. Use Equation 6 to calculate the required  $R_{IWRN}$  value.

$$\mathsf{R}_{\mathsf{IWRN}}(\Omega) = \frac{11.9 \times \mathsf{R}_{\mathsf{SET}}}{\mathsf{R}_{\mathsf{SNS}} \times \mathsf{I}_{\mathsf{OC}}}$$

(6)

Where,  $R_{SET}$  is the resistor connected across CS+ and VS,  $R_{SNS}$  is the current sense resistor,  $I_{OC}$  is the overcurrent level

#### Note

For short-circuit protection feature only, connect IWRN pin to GND and select  $R_{ISCP}$  resistor as per Section 9.3.4.

For overcurrent protection feature only, connect ISCP pin to CS– pin directly and select R<sub>IWRN</sub> resistor as per Equation 6.

In case of overcurrent or short-circuit event, TPS48111-Q1 controller turns off main FET by pulling PD low but state of pre-charge FET drive (G) is not changed.

#### 9.3.3.1 Overcurrent Protection With Auto-Retry

The C<sub>TMR</sub> programs the over current protection delay ( $t_{OC}$ ) and auto-retry time ( $t_{RETRY}$ ). Once the voltage across CS+ and CS– exceeds the set point, the C<sub>TMR</sub> starts charging with 82-µA pull-up current. After the C<sub>TMR</sub> charges up to V<sub>(TMR\_FLT)</sub>, FLT\_I asserts low providing warning on impending FET turn OFF. After C<sub>TMR</sub> charges to V<sub>(TMR\_OC)</sub>, PD pulls low to SRC turning OFF the FET. Post this event, the auto-retry behavior starts. The C<sub>TMR</sub> capacitor starts discharging with 2.5-uA pulldown current. After the voltage reaches V<sub>(TMR\_LOW)</sub> level, the capacitor starts charging with 2.5-uA pullup. After 32 charging-discharging cycles of C<sub>TMR</sub> the FET turns ON back and FLT\_I de-asserts after de-assertion delay of 260 µs.

Use Equation 7 to calculate the C<sub>TMR</sub> capacitor to be connected across TMR and GND.

$$C_{\rm TMR} = \frac{I_{\rm TMR} \times t_{\rm OC}}{1.2} \tag{7}$$

Where,  $I_{TMR}$  is internal pull-up current of 82-µA,  $t_{OC}$  is desired overcurrent response time.

Use Equation 8 to calculate the  $T_{FLT_{-}I}$  duration.

$$T_{FLT_{-}I} = \frac{1.1 \times C_{TMR}}{82\,\mu} \tag{8}$$

Where,  $T_{FLT | I}$  is the  $\overline{FLT_I}$  assertion delay.

The auto-retry time can be computed as,  $t_{RETRY} = 22.7 \times 10^6 \times C_{TMR}$ 

If the overcurrent pulse duration is below  $t_{OC}$  then the FET remains ON and  $C_{TMR}$  gets discharged using internal pull down switch.



Figure 9-10. Overcurrent Protection With Auto-Retry

## 9.3.3.2 Overcurrent Protection With Latch-Off

Connect an approximately 100-k $\Omega$  resistor across C<sub>TMR</sub> as shown in Figure 9-11. With this resistor, during the charging cycle, the voltage across C<sub>TMR</sub> gets clamped to a level below V<sub>(TMR\_OC)</sub> resulting in a latch-off behavior.

Use Equation 9 to calculate  $C_{TMR}$  capacitor to be connected between TMR and GND for  $R_{TMR}$  = 100-k $\Omega$ .

$$C_{\text{TMR}} = \frac{t_{\text{OC}}}{R_{\text{TMR}} \times \ln\left(\frac{1}{1 - \frac{1.2}{R_{\text{TMR}} \times I_{\text{TMR}}}}\right)}$$
(9)

Where,  $I_{TMR}$  is internal pull-up current of 82-µA,  $t_{OC}$  is desired overcurrent response time.

Toggle INP or EN/UVLO (below  $V_{(ENF)}$ ) or power cycle VS below  $V_{(VS\_PORF)}$  to reset the latch. At low edge, the timer counter is reset and  $C_{TMR}$  is discharged. PU pulls up to BST when INP is pulled high.



Figure 9-11. Overcurrent Protection With Latch-Off

#### 9.3.4 Short-Circuit Protection

Connect a resistor, R<sub>ISCP</sub> as shown in Figure 9-12.

Use Equation 10 to calculate the required  $R_{ISCP}$  value.

$$R_{ISCP}\left(\Omega\right) = \frac{I_{SC} \times R_{SNS}}{15.6\,\mu} - 600\tag{10}$$

Where,  $R_{SNS}$  is the current sense resistor, and  $I_{SC}$  is the desired short-circuit protection level. After the current exceeds the  $I_{SC}$  threshold then, PD pulls low to SRC within 1.2 µs in TPS48111-Q1 and 4 µs in TPS48110-Q1, protecting the FET. FLT\_I asserts low at the same time. Subsequent to this event, the charge and discharge cycles of  $C_{TMR}$  starts similar to the behavior post FET OFF event in the over current protection scheme.

Latch-off can also achieved in the similar way as explained in the overcurrent protection scheme.

**Note** Connect IWRN pin to GND if only short-circuit protection is required. R<sub>ISCP</sub> resistor can be selected as per Section 9.3.4.

#### 9.3.5 Analog Current Monitor Output (IMON)

TPS4811x-Q1 features an accurate analog load current monitor output (IMON) with adjustable gain. The current source at IMON terminal is configured to be proportional to the current flowing through the  $R_{SNS}$  current sense resistor. This current can be converted to a voltage using a resistor  $R_{IMON}$  from IMON terminal to GND terminal. This voltage, computed using Equation 11, can be used as a means of monitoring current flow through the system.

Use Equation 11 to calculate the  $V_{(IMON)}$ .

$$V_{(IMON)} = (V_{SNS} + V_{(OS\_SET)}) \times Gain$$

Where  $V_{SNS} = I\_LOAD \times R_{SNS}$  and  $V_{(OS\_SET)}$  is the input referred offset (± 200 µV) of the current sense amplifier ( $V_{SNS}$  to  $V_{(IMON)}$  scaling). Use the following equation to calculate gain.

(11)



(12)

$$Gain = \frac{0.9 \times R_{IMON}}{R_{SET}}$$

Where 0.9 is the current mirror factor between the current sense amplifier and the IMON pass FET.

The maximum voltage range for monitoring the current ( $V_{(IMONmax)}$ ) is limited to minimum([ $V_{(VS)} - 0.5V$ ], 5.5V) to ensure linear output. This puts limitation on maximum value of  $R_{IMON}$  resistor. The IMON pin has an internal clamp of 6.5 V (typical).

Accuracy of the current mirror factor is <  $\pm$  1%. Use the following equation to calculate the overall accuracy of V<sub>(IMON)</sub>.

$$% V_{(IMON)} = \frac{V_{(OS\_SET)}}{V_{SNS}} \times 100$$
 (13)

Figure 9-12 shows external connections and simplified block diagram of current sensing and overcurrent protection implementation.



Figure 9-12. Current sensing and Overcurrent protection

#### 9.3.6 Overvoltage (OV) and Undervoltage Protection (UVLO)

TPS4811x-Q1 has an accurate undervoltage protection (< ±2 %) using EN/UVLO pin.

TPS48110-Q1 has an accurate overvoltage protection (<  $\pm 2$  %), providing robust load protection. Connect a resistor ladder as shown in Figure 9-13 for undervoltage and overvoltage protection threshold programming.



#### Figure 9-13. Programming Overvoltage and Undervoltage Protection Threshold

#### 9.3.7 Device Functional Mode (Shutdown Mode)

The TPS4811x-Q1 has two modes of operation. Active mode and low IQ shutdown mode. If the EN/UVLO pin voltage is greater than the rising threshold, then the device is in active mode. In active state the internal charge pump is enabled, gate drivers and all the protection and diagnostic features are enabled.

If the EN/UVLO voltage is pulled <  $V_{(ENF)}$ , the device enters into low IQ shutdown mode. In this mode, the charge pump, gate drivers and all the protection features are disabled. The external FETs turn OFF. The TPS4811x-Q1 consumes low IQ of 1.6  $\mu$ A (typical) in this mode.

#### 9.3.8 Remote Temperature sensing and Protection (DIODE)

The device features an integrated remote temperature sensing, protection and dedicated fault output. In TPS4811x-Q1, remote temperature measurement is done by using external transistor in diode configuration. Connect the DIODE pin of TPS4811x-Q1 to the collector and base of an MMBT3904 BJT. The temperature is calculated internally based on difference of measured diode voltages at two test currents.

In TPS48110-Q1, after the sensed temperature reaches 135°C, the device pulls PD low to SRC, turning off the external FET and asserts  $\overline{FLT}_T$  low. After the temperature reduces to 115°C, an internally fixed auto-retry cycle of 512 ms commences.  $\overline{FLT}_T$  de-asserts and the external FET turns ON after the retry duration of 512 ms is lapsed.

In TPS48111-Q1, after the sensed temperature crosses 135°C, PD and G get pulled low to SRC. After the TSD hysteresis, PU and G stays latched OFF. Latch gets reset by toggling EN/UVLO below  $V_{(ENF)}$  or by power cycling VS below  $V_{(VS PORF)}$ .

Figure 9-14 shows simplified block diagram of TPS4811x-Q1 DIODE based remote temperature sensing.







#### 9.3.9 Output Reverse Polarity Protection

The TPS4811x-Q1 withstands output reverse voltages down to -30 V. With INP low, PD is pulled low to SRC and keeps the external FET OFF even with output (SRC) voltage at negative levels preventing high current flow and protecting the main FET. Refer to Figure 9-15 and Figure 9-16 for test waveforms.



#### 9.3.10 TPS4811x-Q1 as a Simple Gate Driver

Figure 9-17 shows application schematics of TPS4811x-Q1 as a simple gate driver in load disconnect switch as well as back-to-back FETs driving topologies. The protection features like two- level overcurrent protection, overvoltage protection, and overtemperature protection are disabled.



Figure 9-17. Connection Diagram of TPS48110-Q1 for Simple Gate Driver Design



## **10** Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### **10.1 Application Information**

The TPS4811x-Q1 family is a 100-V smart high side driver with protection and diagnostics. The TPS4811x-Q1 device controls external N-channel MOSFETs and its drive architecture is suitable to drive back-to-back N-Channel MOSFETs. The strong gate 3.7-A peak source and 4-A peak sink capabilities enable switching parallel MOSFETs in high current applications such as circuit breaker in Powertrain (DC/DC converter), Battery Management System, Electric Power Steering, and driving PTC heater loads etc. The TPS4811x-Q1 device provides two-level adjustable overcurrent protection with adjustable circuit breaker timer, fast short-circuit protection, accurate analog current monitor output, and remote overtemperature protection.

The variant TPS48111-Q1 features a separate pre-charge driver (G) with independent control input (INP\_G). This feature enables system designs that need to pre-charge the large output capacitance before turning ON the main power path.

The following design procedure can be used to select the supporting component values based on the application requirement. Additionally, a spreadsheet design tool *TPS4811-Q1 Design Calculator* is available in the web product folder.

# 10.2 Typical Application: Driving HVAC PTC Heater Load on KL40 Line in Power Distribution Unit



Figure 10-1. Typical Application Schematic: Driving HVAC PTC Heater

#### 10.2.1 Design Requirements

Table 10-1 shows the design parameters for this application example.

PARAMETER	VALUE
Typical input voltage, V <sub>IN</sub>	48 V
Undervoltage lockout set point, VIN <sub>UVLO</sub>	24 V
OV set point, VIN <sub>OVP</sub>	58 V
Maximum load current, I <sub>OUT</sub>	12 A
Overcurrent protection threshold, I <sub>OC</sub>	15 A
Short-circuit protection threshold, I <sub>SC</sub>	20 A
Fault timer period (t <sub>OC</sub> )	1 ms
Fault response	Auto-retry
Load resistance, R <sub>LOAD</sub>	4 ± 0.2 Ω
Load switching frequency, F <sub>SW</sub>	100 Hz

la 40.4. Destan Devenatore

#### **10.2.2 Detailed Design Procedure**

#### Selection of Current Sense Resistor, R<sub>SNS</sub>

The recommended range of the overcurrent protection threshold voltage,  $V_{(SNS_WRN)}$ , extends from 10 mV to 200 mV. Values near the low threshold of 10 mV can be affected by the system noise. Values near the upper threshold of 200 mV can cause high power dissipation in the current sense resistor. To minimize both the concerns, 25 mV is selected as the overcurrent protection threshold voltage. The current sense resistor,  $R_{SNS}$  can be calculated using Equation 14.

$$R_{SNS} = \frac{V_{(SNS-WRN)}}{I_{OC}} = \frac{25 \text{ mV}}{15 \text{ A}} = 1.66 \text{ m}\Omega$$
(14)

The next smaller available sense resistor 1.5 m $\Omega$ , 1% is chosen.

#### Selection of Scaling Resistor, R<sub>SET</sub>

 $R_{SET}$  is the resistor connected between VS and CS+ pins. This resistor scales the overcurrent protection threshold voltage and coordinates with  $R_{IWRN}$  and  $R_{IMON}$  to determine the overcurrent protection threshold and current monitoring output. The recommended range of  $R_{SET}$  is 50  $\Omega$ -100  $\Omega$ .

 $R_{SET}$  is selected as 100  $\Omega$ , 1% for this design example.

#### Programming the Overcurrent Protection Threshold – RIWRN Selection

The R<sub>IWRN</sub> sets the overcurrent protection (circuit breaker detection) threshold, whose value can be calculated using Equation 15.

$$R_{IWRN} (\Omega) = \frac{11.9 \times R_{SET}}{R_{SNS} \times I_{OC}}$$

To set 15 A as overcurrent protection threshold,  $R_{IWRN}$  value is calculated to be 52.88 k $\Omega$ .

Choose the closest available standard value: 54 k $\Omega,\,1\%$ 

(15)



#### **Programming the Short-Circuit Protection Threshold –** *R***<sub>ISCP</sub> Selection**

The R<sub>ISCP</sub> sets the short-circuit protection threshold, whose value can be calculated using Equation 16.

$$R_{\rm ISCP}\left(\Omega\right) = \frac{I_{\rm SC} \times R_{\rm SNS}}{15.6\,\mu} - \,600\tag{16}$$

To set 20 A as short-circuit protection threshold,  $R_{ISCP}$  value is calculated to be 1.32 k $\Omega$ .

Choose the closest available standard value: 1.3 k $\Omega$ , 1%.

In case where large di/dt is involved, the system and layout parasitic inductances can generate large differential signal voltages between ISCP and CS- pins. This action can trigger false short-circuit protection and nuisance trips in the system. To overcome such scenario, TI recommends to add filter capacitor of 1 nF across ISCP and CS- pins close to the device. Because nuisance trips are dependent on the system and layout parasitics, TI recommends to test the design in a real system and tweaked as necessary.

#### **Programming the Fault timer Period – C<sub>TMR</sub> Selection**

For the design example under discussion, overcurrent transients are allowed for 1-ms duration. This blanking interval,  $t_{OC}$  (or circuit breaker interval,  $T_{CB}$ ) can be set by selecting appropriate capacitor  $C_{TMR}$  from TMR pin to ground. The value of  $C_{TMR}$  to set 1 ms for  $t_{OC}$  can be calculated using Equation 17.

$$C_{\rm TMR} = \frac{82\,\mu \times t_{\rm OC}}{1.2} = 68.33\,\rm nF \tag{17}$$

Choose closest available standard value: 68 nF, 10%.

#### Selection of MOSFET, Q1

For selecting the MOSFET  $Q_1$ , important electrical parameters are the maximum continuous drain current  $I_D$ , the maximum drain-to-source voltage  $V_{DS(MAX)}$ , the maximum drain-to-source voltage  $V_{GS(MAX)}$ , and the drain-to-source ON resistance  $R_{DSON}$ .

The maximum continuous drain current, I<sub>D</sub>, rating must exceed the maximum continuous load current.

The maximum drain-to-source voltage,  $V_{DS(MAX)}$ , must be high enough to withstand the highest voltage seen in the application. Considering 60 V as the maximum application voltage, MOSFETs with  $V_{DS}$  voltage rating of 80 V is suitable for this application.

The maximum  $V_{GS}$  TPS4811-Q1 can drive is 13 V, so a MOSFET with 15-V minimum  $V_{GS}$  rating must be selected.

To reduce the MOSFET conduction losses, lowest possible R<sub>DS(ON)</sub> is preferred.

Based on the design requirements, IPB160N08S4-03ATMA1 is selected and its ratings are:

- 80-V V<sub>DS(MAX)</sub> and ±20-V V<sub>GS(MAX)</sub>
- $R_{DS(ON)}$  is 2.6-m $\Omega$  typical at 10-V V<sub>GS</sub>
- MOSFÉT Q<sub>q(total)</sub> is 86 nC

#### Selection of Bootstrap Capacitor, C<sub>BST</sub>

The internal charge pump charges the external bootstrap capacitor (connected between BST and SRC pins) with approximately 100  $\mu$ A. In case of switching applications, the BST must be powered externally from V<sub>AUX</sub> supply (ranging between 8.1 V to 15 V) through a low-leakage silicon diode such as CMHD3595 or BAT46WH,115 to avoid collapsing the BST-SRC supply. This need is determined by the value of the switching frequency and MOSFET gate charge.

The maximum possible frequency without external supply is given by Equation 18.

Copyright © 2023 Texas Instruments Incorporated



(18)

$$F_{SW,max} = \frac{I_{(BST)}}{2 \times Q_{g(total)}} = 581 \text{ Hz}$$

As the present application is switched at 100 Hz, external supply is not required. Use the following equation to calculate the minimum required value of the bootstrap capacitor for driving two parallel BUK7S0R5-40HJ MOSFETs.

$$C_{BST} = \frac{Q_{g(total)}}{1 V} = 380 \text{ nF}$$
(19)

Choose closest available standard value: 470 nF, 10 %.

#### Setting the Undervoltage Lockout and Overvoltage Set Point

The undervoltage lockout (UVLO) and overvoltage set point are adjusted using an external voltage divider network of  $R_1$ ,  $R_2$  and  $R_3$  connected between VS, EN/UVLO, OVP and GND pins of the device. The values required for setting the undervoltage and overvoltage are calculated by solving Equation 20 and Equation 21.

$$V_{(OVR)} = \frac{R_3}{(R_1 + R_2 + R_3)} \times VIN_{OVP}$$
(20)  
$$V_{(UVLOR)} = \frac{R_2 + R_3}{(R_1 + R_2 + R_3)} \times VIN_{UVLO}$$
(21)

For minimizing the input current drawn from the power supply, TI recommends to use higher values of resistance for  $R_1$ ,  $R_2$  and  $R_3$ . However, leakage currents due to external active components connected to the resistor string can add error to these calculations. So, the resistor string current,  $I(R_{123})$  must be chosen to be 20 times greater than the leakage current of UVLO and OVP pins.

From the device electrical specifications,  $V_{(OVR)} = 1.18$  V and  $V_{(UVLOR)} = 1.18$  V. From the design requirements, VIN<sub>OVP</sub> is 58 V and VIN<sub>UVLO</sub> is 24 V. To solve the equation, first choose the value of R<sub>1</sub> = 470 k $\Omega$  and use Equation 21 to solve for (R<sub>2</sub> + R<sub>3</sub>) = 24.3 k $\Omega$ . Use Equation 20 and value of (R<sub>2</sub> + R<sub>3</sub>) to solve for R<sub>3</sub> = 10.1 k $\Omega$  and finally R<sub>2</sub> = 14.2 k $\Omega$ . Choose the closest standard 1 % resistor values: R<sub>1</sub> = 470 k $\Omega$ , R<sub>2</sub> = 14.3 k $\Omega$ , and R<sub>3</sub> = 10.2 k $\Omega$ .

#### Choosing the Current Monitoring Resistor, RIMON

Voltage at IMON pin  $V_{(IMON)}$  is proportional to the output load current. This can be connected to an ADC of the downstream system for monitoring the operating condition and health of the system. The R<sub>IMON</sub> must be selected based on the maximum load current and the input voltage range of the ADC used. R<sub>IMON</sub> is set using Equation 22.

$$V_{(IMON)} = \left(V_{SNS} + V_{(OS\_SET)}\right) \times \frac{0.9 \times R_{IMON}}{R_{SET}}$$
(22)

Where  $V_{SNS} = I_{OC} \times R_{SNS}$  and  $V_{(OS SET)}$  is the input referred offset (± 200 µV) of the current sense amplifier.

For  $I_{OC}$  = 15 A and considering the operating range of ADC to be 0 V to 3.3 V (for example,  $V_{(IMON)}$  = 3.3 V),  $R_{IMON}$  can be calculated as

$$R_{\rm IMON} = \frac{V_{\rm (IMON)} \times R_{\rm SET}}{\left(V_{\rm SNS} + V_{\rm (OS\_SET)}\right) \times 0.9} = 16.52 \,\mathrm{k\Omega}$$
(23)

Selecting R<sub>IMON</sub> value less than shown in Equation 23 ensures that ADC limits are not exceeded for maximum value of load current. Choose the closest available standard value:  $16.5 \text{ k}\Omega$ , 1%.



#### **10.2.3 Application Curves**



Copyright © 2023 Texas Instruments Incorporated

TPS4811-Q1 SLUSEE5C – JANUARY 2022 – REVISED DECEMBER 2022







#### 10.3 Typical Application: Driving B2B FETs With Pre-charging the Output Capacitance



#### Figure 10-14. Typical Application Schematic: Driving DC-DC Converter Loads in Powertrain

#### **10.3.1 Design Requirements**

Table 10-2 shows the design parameters for this application example.

Table 10-2. Des	ign Parameters

PARAMETER	VALUE			
Typical input voltage, V <sub>IN</sub>	48 V			
Undervoltage lockout set point, VIN <sub>UVLO</sub>	24 V			
Maximum load current, I <sub>OUT</sub>	40 A			
Overcurrent protection threshold, I <sub>OC</sub>	50 A			
Short-circuit protection threshold, I <sub>SC</sub>	60 A			
Fault timer period (t <sub>OC</sub> )	1 ms			
Fault response	Latch-off			
Load capacitance, C <sub>OUT</sub>	400 µF			
Inrush current limit, I <sub>inrush</sub>	500 mA			

#### **10.3.2 External Component Selection**

By following similar design procedure as outlined in *Detailed Design Procedure*, the external component values are calculated as below:

- R<sub>SNS</sub> = 500 μΩ
- R<sub>SET</sub> = 100 Ω
- $R_{IWRN}$  = 47 k $\Omega$  to set 50 A as overcurrent protection threshold
- $R_{ISCP}$  = 1.4 k $\Omega$  to set 60 A as short-circuit protection threshold
- C<sub>TMR</sub> = 68 nF to set 1 ms circuit breaker time



- $R_1$  and  $R_2$  are selected as 470 k $\Omega$  and 24.9 k $\Omega$  respectively to set VIN undervoltage lockout threshold at 24 V
- $R_{IMON} = 15 k\Omega$  to limit maximum V<sub>(IMON)</sub> voltage to 3.3 V at full-load current of 50 Å
- To reduce conduction losses, IAUS300N08S5N012 MOSFET is selected. Two FETs are used in parallel for control and another two FETs are used in parallel for reverse current blocking
  - 80-V V<sub>DS(MAX)</sub> and ±20-V V<sub>GS(MAX)</sub>
  - $R_{DS(ON)}$  is 1-m  $\Omega$  typical at 10-V V<sub>GS</sub>
  - Q<sub>g</sub> of each MOSFET is 231 nC
- $C_{BST} = (4 \times Q_g) / 1 V = 1 \mu F$

#### Selection of Pre-Charge Resistor

The value of pre-charge resistor must be selected to limit the inrush current to I<sub>inrush</sub> as per Equation 24.

$$R_{\text{pre-ch}} = \frac{V_{\text{IN}}}{I_{\text{inrush}}} = 96 \ \Omega \tag{24}$$

The power rating of the pre-charge resistor is decided by the average power dissipation given by Equation 25.

$$P_{avg} = \frac{E_{pre-ch}}{T_{pre-ch}} = \frac{0.5 \times C_{OUT} \times V_{IN}^2}{5 \times R_{pre-ch} \times C_{OUT}} = 2.4 \text{ W}$$
(25)

The peak power dissipation in the pre-charge resistor is given by Equation 26.

$$\mathsf{P}_{\mathsf{peak}} = \frac{\mathsf{V_{\mathsf{IN}}}^2}{\mathsf{R}_{\mathsf{pre-ch}}} = 24 \text{ W}$$
(26)

Two 220- $\Omega$ , 1.5-W, 5% CRCW2512220RJNEGHP resistors are used in parallel to support both average and peak power dissipation.

TI suggests the designer to share the entire power dissipation profile of pre-charge resistor with the resistor manufacturer and get their recommendation.



#### **10.3.3 Application Curves**



#### **10.4 Power Supply Recommendations**

When the external MOSFETs turn OFF during the conditions such as INP control, overvoltage cutoff, overcurrent protection causing an interruption of the current flow, the input parasitic line inductance generates a positive voltage spike on the input and output parasitic inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) depends on the value of inductance in series to the input or output of the device. These transients can exceed the *Absolute Maximum Ratings* of the device if steps are not taken to address the issue. Typical methods for addressing transients include:

- Use of a TVS diode and input capacitor filter combination across input to and GND to absorb the energy and dampen the positive transients.
- Use of a diode or a TVS diode across the output and GND to absorb negative spikes.

The TPS4811-Q1 gets powered from the VS pin. Voltage at this pin must be maintained above  $V_{(VS\_PORR)}$  level to ensure proper operation. If the input power supply source is noisy with transients, then TI recommends to place a  $R_{VS}$  -  $C_{VS}$  filter between the input supply line and VS pin to filter out the supply noise. TI recommends  $R_{VS}$  value around 100  $\Omega$ .

In case where large di/dt is involved, the system and layout parasitic inductances can generate large differential signal voltages between ISCP and CS- pins. This action can trigger false short-circuit protection and nuisance trips in the system. To overcome such scenario, TI recommends to add filter capacitor of 1 nF ( $C_{SCP}$ ) across



ISCP and CS- pins close to the device. Because nuisance trips are dependent on the system and layout parasitics, TI recommends to test the design in a real system and tweaked as necessary.

The following figure shows the circuit implementation with optional protection components.



#### Figure 10-18. Circuit Implementation With Optional Protection Components for TPS4811-Q1

#### 10.5 Layout

#### 10.5.1 Layout Guidelines

- The sense resistor (R<sub>SNS</sub>) must be placed close to the TPS4811x-Q1 and then connect R<sub>SNS</sub> using the Kelvin techniques. Refer to *Choosing the Right Sense Resistor Layout* for more information on the Kelvin techniques.
- For all the applications, TI recommends a 0.1 µF or higher value ceramic decoupling capacitor between VS terminal and GND. Consider adding RC network at the supply pin (VS) of the controller to improve decoupling against the power line disturbances.
- The high current path from the board's input to the load, and the return path, must be parallel and close to each other to minimize loop inductance.
- The external MOSFETs must be placed close to the controller such that the GATE of the MOSFETs are close to PU/PD pins to form short GATE loop. Consider adding a place holder for a resistor in series with the Gate of each external MOSFET to damp high frequency oscillations if need arises.
- Place a TVS diode at the input to clamp the voltage transients during hot-plug and fast turn-off events.
- The external boot-strap capacitor must be placed close to BST and SRC pins to form very short loop.
- The ground connections for the various components around the TPS4811x-Q1 must be connected directly to each other, and to the TPS4811x-Q1's GND, and then connected to the system ground at one point. Do not connect the various component grounds to each other through the high current ground line.
- The DIODE pin sources current to measure the temperature. TI recommends BJT MMBT3904 to use as a
  remote temperature sense element. Take care in the PCB layout to keep the parasitic resistance between the
  DIODE pin and the MMBT3904 low so as not to degrade the measurement. In addition, TI recommends to
  make a Kelvin connection from the emitter of the MMBT3904 to the GND of the part to ensure an accurate
  measurement. Additionally, a small 1000 pF bypass capacitor must be placed in parallel with the MMBT3904
  to reduce the effects of noise.



## 10.5.2 Layout Example



Figure 10-19. Typical PCB Layout Example With TPS48110-Q1 With B2B MOSFETs



# 11 Device and Documentation Support

#### **11.1 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **11.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS48110AQDGXRQ1	ACTIVE	VSSOP	DGX	19	5000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2UZS	Samples
TPS48111LQDGXRQ1	ACTIVE	VSSOP	DGX	19	5000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2XXS	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

14-Mar-2023



www.ti.com

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS48110AQDGXRQ1	VSSOP	DGX	19	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
TPS48111LQDGXRQ1	VSSOP	DGX	19	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

31-Dec-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS48110AQDGXRQ1	VSSOP	DGX	19	5000	356.0	356.0	35.0
TPS48111LQDGXRQ1	VSSOP	DGX	19	5000	356.0	356.0	35.0

# **DGX0019A**



# **PACKAGE OUTLINE**

# VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. No JEDEC registration as of July 2021. 5. Features may differ or may not be present.



# DGX0019A

# **EXAMPLE BOARD LAYOUT**

# VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



# DGX0019A

# **EXAMPLE STENCIL DESIGN**

# VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated