

256K X 36, 512K X 18 3.3V Synchronous SRAMs 3.3V I/O, Burst Counter

AS8C803625 AS8C801825

Flow-Through Outputs, Single Cycle Deselect

Features

- 256K x 36, 512K x 18 memory configuration
- Supports fast access times:
 7.5ns up to 117MHz clock frequency
- LBO input selects interleaved or linear burst mode
- Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx)
- 3.3V core power supply
- Power down controlled by ZZ input
- 3.3V I/O supply (VDDQ)
- Packaged in a JEDEC Standard 100-pin thin plastic quad flatpack (TQFP)

Description

The 803625/801825 are high-speed SRAMs organized as 256K x 36/512K x 18. The 803625/801825 SRAMs contain write, data, address and control registers. There are no registers in the data output path (flow-through architecture). Internal logic allows the SRAM

to generate a self-timed write based upon a decision which can be left until the end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the 803625/801825 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will flow-through from the array after a clock-to-data access time delay from the rising clock edge of the same cycle. If burst mode operation is selected (ADV=LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The orders of these three addresses are defined by the internal burst counter and the LBO input pin.

The 803625/801825 SRAMs utilize Alliance's latest high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP).

Pin Description Summary

A0 - A18	Address Inputs	Input	Synchronous
CE	Chip Enable	Input	Synchronous
CS ₀ , $\overline{\text{CS}}_1$	Chip Selects	Input	Synchronous
ŌĒ	Output Enable	Input	Asynchronous
GW	Global Write Enable	Input	Synchronous
BWE	Byte Write Enable	Input	Synchronous
$\overline{BW}_1, \overline{BW}_2, \overline{BW}_3, \overline{BW}_4^{(1)}$	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV	Burst Address Advance	Input	Synchronous
ADSC	Address Status (Cache Controller)	Input	Synchronous
ADSP	Address Status (Processor)	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	DC
ZZ	Sleep Mode	Input	Asynchronous
I/O ₀ - I/O ₃₁ , I/O _{P1} - I/O _{P4}	Data Input / Output	I/O	Synchronous
VDD, VDDQ	Core Power, I/O Power	Supply	N/A
Vss	Ground	Supply	N/A

NOTE:

5309 tbl 01

1. BW₃ and BW₄ are not applicable for 803625/801825.


Pin Definitions⁽¹⁾

Symbol	Pin Function	VO	Active	Description
A0-A18	Address Inputs		N/A	Synchronous Address inputs. The address register is triggered by a combi-nation of the rising edge of CLK and ADSC Low or ADSP Low and CE Low.
ADSC	Address Status (Cache Controller)	(2 - 0) (a - 0)	LOW	Synchronous Address Status from Cache Controller. ADSC is an active LOW input that is used to load the address registers with new addresses.
ADSP	Address Status (Processor)		LOW	Synchronous Address Status from Processor. ADSP is an active LOW input that is used to load the address registers with new addresses. ADSP is gated by CE.
ĀDV	Burst Address Advance		LOW	Synchronous Address Advance. ADV is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is not incremented; that is, there is no address advance.
BWE	Byte Write Enable	1	LOW	Synchronous byte write enable gates the byte write inputs $\overline{BW_1}$ - $\overline{BW_4}$. If \overline{BWE} is LOW at the rising edge of CLK then \overline{BW} x inputs are passed to the next stage in the circuit. If \overline{BWE} is HIGH then the byte write inputs are blocked and only \overline{GW} can initiate a write cycle.
BW1-BW4	Individual Byte Write Enables	L	LOW	Synchronous byte write enables. \overline{BW}_1 controls VOo-7, VOP1, \overline{BW}_2 controls VO8-15, VOP2, etc. Any active byte write causes all outputs to be disabled.
CE	Chip Enable	I	LOW	Synchronous chip enable. CE is used with CSo and CS1 to enable AS8C803625/801825. CE also gates ADSP.
CLK	Clock	I	N/A	This is the clock input. All timing references for the device are made with respect to this input.
CS ₀	Chip Select 0	a l a	HIGH	Synchronous active HIGH chip select. CSo is used with $\overline{\text{CE}}$ and $\overline{\text{CS}}_1$ to enable the chip.
<u>CS</u> ₁	Chip Select 1	i T	LOW	Synchronous active LOW chip select. $\overline{\text{CS}}_1$ is used with $\overline{\text{CE}}$ and CSo to enable the chip.
Ġ₩	Global Write Enable		LOW	Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. GW supersedes individual byte write enables.
VO0-VO31 VOP1-VOP4	Data Input/Output	VO	N/A	Synchronous data input/output (I/O) pins. The data input path is registered, triggered by the rising edge of CLK. The data output path is flow-through (no output register).
ĪBO	Linear Burst Order	Ţ	LOW	Asynchronous burst order selection input. When $\overline{\text{LBO}}$ is HIGH, the inter-leaved burst sequence is selected. When $\overline{\text{LBO}}$ is LOW the Linear burst sequence is selected. $\overline{\text{LBO}}$ is a static input and must not change state while the device is operating.
ŌĒ	Output Enable		LOW	Asynchronous output enable. When $\overline{\text{OE}}$ is LOW the data output drivers are enabled on the VO pins if the chip is also selected. When $\overline{\text{OE}}$ is HIGH the VO pins are in a high-impedance state.
VDD	Power Supply	N/A	N/A	3.3V core power supply.
VDDQ	Power Supply	N/A	WA	3.3V I/O Supply.
Vss	Ground	N/A	N/A	Ground.
NC	No Connect	N/A	WA	NC pins are not electrically connected to the device.
7.7	Sleep Mode	1	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the AS8C803625/801825 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode.

NOTE:

^{1.} All synchronous inputs must meet specified setup and hold times with respect to CLK.

Functional Block Diagram



Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ^(3,6)	Terminal Voltage with Respect to GND	-0.5 to VDD	٧
VTERM ^(4,6)	Terminal Voltage with Respect to GND	-0.5 to V _{DD} +0.5	V
VTERM ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	V
TA ⁽⁷⁾	Operating Temperature	-0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	2.0	W
ЮИТ	DC Output Current	50	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
 cause permanent damage to the device. This is a stress rating only and functional
 operation of the device at these or any other conditions above those indicated
 in the operational sections of this specification is not implied. Exposure to absolute
 maximum rating conditions for extended periods may affect reliability.
- 2. VDD terminals only.
- 3. VDDQ terminals only.
- 4. Input terminals only.
- 5. I/O terminals only.
- 6. This is a steady-state DC parameter that applies after the power supplies have ramped up. Power supply sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. Ta is the "instant on" case temperature.

Recommended Operating Temperature Supply Voltage

Grade	Temperature ⁽¹⁾	Vss	Vdd	VDDQ
Commercial	0°C to +70°C	0V	3.3V±5%	3.3V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	3.3V±5%

5309 tbl 04

NOTE:

1. Ta is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Core Supply Voltage	3.135	3.3	3.465	٧
VDDQ	I/O Supply Voltage	3.135	3.3	3.465	٧
Vss	Supply Voltage	0	0	0	٧
V⊪	Input High Voltage - Inputs	2.0	_	VDD +0.3	٧
V⊪	Input High Voltage - I/O	2.0		VDDQ +0.3	٧
VIL	Input Low Voltage	-0.3 ⁽¹⁾		0.8	٧

NOTE

1. VIL (min) = -1.0V for pulse width less than tcyc/2, once per cycle.

100-Pin TQFP Capacitance

 $(TA = +25^{\circ} C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	5	pF
Cı⁄o	I/O Capacitance	Vout = 3dV	7	pF

5309 tbl 07

165 fBGA Capacitance

 $(TA = +25^{\circ} C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	Vin = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5309 tbl 07b

119 BGA Capacitance

 $(TA = +25^{\circ} C, f = 1.0MHz)$


Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	7	pF
Cı/o	I/O Capacitance	Vout = 3dV	7	pF

5309 tbl 07a

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.


Pin Configuration – 256K x 36, 100-Pin TQFP



Top View

- 1. Pin 14 does not have to be directly connected to Vss as long as the input voltage is \leq VIL.
- 2. Pin 64 can be left unconnected and the device will always remain in active mode.

Pin Configuration – 512K x 18, 100-Pin TQFP



Top View

- 1. Pin 14 does not have to be directly connected to Vss as long as the input voltage is \leq VIL.
- 2. Pin 64 can be left unconnected and the device will always remain in active mode.

Pin Configuration – 256K x 36, 119 BGA

_	1	2	3	4	5	6	7
Α	O VDDQ	O A6	O A4 O	<u>O</u> ADSP	O A8	O A <u>1</u> 6	O VDDQ
в	0 NO	CS ₀ ⁽⁴⁾	O A3 O	<u>O</u> ADSC	O A ⁹	O A17	0 ⁰ 0
С	0 C O	O A7	A2	VDD	A12	O A15	O _{NC}
D	I/O16	A6 CS ₀ ⁽⁴⁾ A7 O I/OP3	A2 VSS VSS VSS BO VSO SO BO VSO SO SO SO SO SO SO SO SO SO	ADSC VDD OC QEQEO	A12 VSS O VSS O VSS	I/OP2	NC O I/O15 O I/O14 VDDQ
E	I/O16 O I/O17 O VDDQ	1/018	VSS	<u>CE</u>	Vss	1/013	1/014
F	VDDQ	I/O18 O I/O19	Vss	<u>0</u>	Vss	I/O13 O I/O12 O I/O11	VDDQ
G	1/020	I/O21 O I/O23 O VDD	BW3	ADV	BW ₂	1/011	I/O10 I/O8 O VDDQ I/O7
н	/O22 I/O22 O VDDQ	1/023	vss	GW	BW2 Vss O NC O Vss	1/09	1/08
J	VDDQ	VDD) ² C	GW O VDD)CC	VDD	VDDQ
κ	O I/O24 O I/O25	1/026	Vss <u>O</u>	CLK	Vss	1/06	1/07
L	1/025	1/027	BW ⁴	CLK NC NC	BW ¹	I/O6 O I/O4 O I/O3 O I/O2	I/O ₅
М	MDDO	1/028	BW ⁴ O VSS O VSS O VSS	BWE	Všs	I/Ŏ3	VDDQ
N	I/O29 O I/O31	1/030	Vss	A1 O	VSS	I/O ₂	1/01
Р	I/O31	I/OP4	vss O	Ã0 O	vss O	I/OP1 O A13	I/O°
R	02020	I/O26 O I/O27 O I/O28 O I/O30 O I/OP4 O A5 O DNU(3)	LBO	BWE O A1 O A0 VDD O	BW1	Ω	O /O5 O /O1 O
Т	NC O	NC O	A10 O DNU ⁽³⁾	A11 O	A14 O	NC O DNU ⁽³⁾	ZŽ ⁽²⁾
U	VDDQ	DNU ⁽³⁾	DNU ⁽³⁾	DNU ⁽³⁾	DNU ⁽³⁾	DNU ⁽³⁾	VDDQ

5309 drw 02c

Top View

Pin Configuration - 512K x 18, 119 BGA

_	11	2	3	4	5	6	7
Α	O VDDQ	O A6 O	O A4 O	O ADSP	O A8	O A16	O VDDQ
В	0 % 0	CS ₀ ⁽⁴⁾	AЗ	<u>O</u> ADSC	O A9	O A18	O NC
С	NC	A7	O A ²	O VDD	O A13	O A17	O NC
D	I/O8 NC VDDQ	CS ₀ ⁽⁴⁾ A7 OCO NO	A2 VSS O VSS	O _{NC}	O	O I/OP1 O	O _{NO}
E	NC NC	1/09	Vss	NC Q E Q E Q E Q E Q E Q E Q E Q E Q E Q	Vss	NC O	I/O7
F	VDDQ)) (vss <u>O</u>	<u>S</u>	VSS	1/06	VDDQ O
G	0 SQ	1/010	BW ²	ADV	Vss	I/O6 O NC O I/O4 O VDD	I/O5 O
Н	I/O11 O) OO(BW ² O VSS O	GW	vss O	1/04	NC VDDQ
J	VDDQ	VDD	NC O Vss	VDD)CC	VDD	VDDQ
Κ	NC	I/O12	vss	CLO NC O	NC O VSS O	NC O	I/O3
L	I/O13 O	NC C	VSS VSS	NC C	BW ¹	1/02	NC O
M	n	NC O I/O14	VSS VSS	BWE	VSS	NC	VDDQ
N	I/O15 O	NC C	vss O	A1 O	BW1 O VSS O VSS	NC /O2 /O2 /O /O1 /O1	NC VDDQ NC NC
Р	NC O	NC O I/OP2	vss O	A0 O	Vss O	NC O	0
R	NC O	A5	LBO	VDD	VSS ⁽¹⁾	A12	NC
Т	NC O	A10	A15	NC O	A14	A11 O DNU ⁽³⁾	ZZ ⁽²⁾
U	VDDQ	DNU ⁽³⁾	DNU ⁽³⁾	DNU ⁽³⁾	DNU ⁽³⁾	DNŪ ⁽³⁾	VDDQ

5309 drw 02d

Top View

- 1. R5 does not have to be directly connected to Vss as long as the input voltage is \leq VIL.
- 2. T7 can be left unconnected and the device will always remain in active mode.
- 3. DNU= Do not use; these signals can either be left unconnected or tied to Vss.
- 4. On future 18M devices CS₀ will be removed, B2 will be used for address expansion.

Pin Configuration - 256K x 36, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	NC ⁽³⁾	A 7	ĈΕ	BW₃	BW ₂	<u>CS</u> ₁	BWE	ADSC	ĀDV	A 8	NC
В	NC	A6	CS ₀	BW4	BW ₁	CLK	GW	ŌĒ	ADSP	A 9	NC ⁽³⁾
С	I/OP3	NC	VDDQ	Vss	Vss	Vss	Vss	Vss	VDDQ	NC	I/OP2
D	I/O17	I/O16	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O ₁₅	I/O14
Ε	I/O19	I/O18	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O ₁₃	I/O12
F	I/O ₂₁	I/O20	VDDQ	VDD	Vss	Vss	Vss	Vdd	VDDQ	I/O ₁₁	I/O10
G	I/O23	I/O22	VDDQ	VDD	Vss	Vss	Vss	Vdd	VDDQ	I/O9	I/O8
Н	Vss ⁽¹⁾	NC	NC	VDD	Vss	Vss	Vss	VDD	NC	NC	ZZ ⁽²⁾
J	I/O25	I/O24	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O ₇	I/O ₆
K	I/O27	I/O26	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O ₅	I/O4
L	I/O29	I/O28	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O3	I/O ₂
М	I/O31	I/O30	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O ₁	I/O ₀
N	I/OP4	NC	VDDQ	Vss	NC	NC ⁽³⁾	NC	Vss	VDDQ	NC	I/OP1
Р	NC	NC ⁽³⁾	A 5	A ₂	DNU ⁽⁴⁾	A 1	DNU ⁽⁴⁾	A10	A13	A14	A17
R	LBO	NC ⁽³⁾	A4	A 3	DNU ⁽⁴⁾	A ₀	DNU ⁽⁴⁾	A11	A12	A15	A16

5309tbl 17a

Pin Configuration – 512K x 18, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	NC ⁽³⁾	A7	CE	BW ₂	NC	<u>CS</u> 1	BWE	ADSC	ĀDV	A8	A10
В	NC	A ₆	CS ₀	NC	BW ₁	CLK	GW	ŌĒ	ADSP	A 9	NC ⁽³⁾
С	NC	NC	VDDQ	Vss	Vss	Vss	Vss	Vss	VDDQ	NC	I/OP1
D	NC	I/O8	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	I/O ₇
Е	NC	I/O9	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	I/O6
F	NC	I/O10	VDDQ	VDD	Vss	Vss	Vss	Vdd	VDDQ	NC	I/O ₅
G	NC	I/O ₁₁	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	I/O4
Н	Vss ⁽¹⁾	NC	NC	V _{DD}	Vss	Vss	Vss	VDD	NC	NC	ZZ ⁽²⁾
J	I/O ₁₂	NC	VDDQ	V _{DD}	Vss	Vss	Vss	V _{DD}	VDDQ	I/O ₃	NC
K	I/O ₁₃	NC	Vddq	V _{DD}	Vss	Vss	Vss	V _{DD}	VDDQ	I/O ₂	NC
L	I/O14	NC	VDDQ	V _{DD}	Vss	Vss	Vss	V _{DD}	VDDQ	I/O ₁	NC
M	I/O ₁₅	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/Oo	NC
N	I/OP2	NC	VDDQ	Vss	NC	NC ⁽³⁾	NC	Vss	VDDQ	NC	NC
Р	NC	NC ⁽³⁾	A 5	A ₂	DNU ⁽⁴⁾	A1	DNU ⁽⁴⁾	A11	A14	A15	A18
R	LBO	NC ⁽³⁾	A4	A 3	DNU ⁽⁴⁾	Ao	DNU ⁽⁴⁾	A12	A13	A16	A17

5309 tbl 17b

- 1. H1 does not have to be directly connected to Vss, as long as the input voltage is \leq VIL.
- 2. H11 can be left unconnected and the device will always remain in active mode.
- 3. Pin N6, B11, A1, R2 and P2 are reserved for 18M, 36M, 72M, and 144M and 288M respectively.
- 4. DNU= Do not use; these signals can either be left unconnected or tied to Vss.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V ± 5%)

Symbol	Parameter	Test Conditions			
<u> L </u>	Input Leakage Current	$V_{DD} = Max., V_{IN} = 0V \text{ to } V_{DD}$	_	5	μA
	LBO Input Leakage Current ⁽¹⁾	VDD = Max., VIN = OV to VDD	1	30	μA
Iro	Output Leakage Current	Vout = 0V to Vcc	_	5	μA
Vol	Output Low Voltage	IOL = +8mA, VDD = Min.	_	0.4	٧
Vон	Output High Voltage	IOH = -8mA, VDD = Min.	2.4		٧

NOTE:

5309 tbl 08

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (1)

				7.5ns		ıs	8.5	ns	Unit
Symbol	Parameter	Test Conditions	Com'l	Ind	Com'l	Ind	Com'l	Ind	UIIIL
I DD	Operating Power Supply Current	Device Selected, Outputs Open, $VDD = Max.$, $VDDQ = Max.$, $VDDQ = Max.$, $VIN \ge VIH or \le VIL$, $f = fMaX^{(2)}$	265	285	210	230	190	210	mA
ISB1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, VDD = Max., VDDQ = Max., VN \geq VHD or \leq VLD, f = $0^{(2,3)}$	50	70	50	70	50	70	mA
ISB2	Clock Running Power Supply Current	Device Deselected, Outputs Open, $VDD = Max.$, $VDDQ = Max.$, $VDDQ = Max.$, $VIN \ge VHD$ or $\le VLD$, $f = fMax^{(2,3)}$	145	165	140	160	135	155	mA
lzz	Full Sleep Mode Supply Current	$ZZ \ge VHD$, $VDD = Max$.	50	70	50	70	50	70	mA

NOTES:

5309 tbl 09

- 1. All values are maximum guaranteed values.
- 2. At $f = f_{MAX}$, inputs are cycling at the maximum frequency of read cycles of $1/t_{CYC}$ while $\overline{ADSC} = LOW$; f = 0 means no input lines are changing.
- 3. For I/Os VHD = VDDQ 0.2V, VLD = 0.2V. For other inputs VHD = VDD 0.2V, VLD = 0.2V.

AC Test Conditions (VDDQ = 3.3V/2.5V)

Input Pulse Levels	0 to 3V				
Input Rise/Fall Times	2ns				
Input Timing Reference Levels	1.5V				
Output Timing Reference Levels	1.5V				
AC Test Load	See Figure 1				




Figure 2. Lumped Capacitive Load, Typical Derating

^{1.} The LBO pin will be internally pulled to Vpp if it is not actively driven in the application and the ZZ in will be internally pulled to Vsp if not actively driven.

Synchronous Truth Table (1,3)

Operation	Address Used	Œ	CS ₀	CS ₁	ADSP	ADSC	ĀDV	GW	BWE	≅Wx	ŌĒ(₽)	CLK	I/O
Deselected Cycle, Power Down	None	Н	Χ	Х	Х	L	Χ	Х	Х	Х	Х	1	HI-Z
Deselected Cycle, Power Down	None	L	Х	Н	L	Х	Х	Х	Х	Х	Х	1	HI-Z
Deselected Cycle, Power Down	None	L	L	Х	L	Х	Х	Х	Х	Х	Х	1	HI-Z
Deselected Cycle, Power Down	None	L	Х	Н	Х	L	Х	Х	Х	Х	Х	1	HI-Z
Deselected Cycle, Power Down	None	L	L	Х	Х	L	Х	Х	Х	Х	Х	1	HI-Z
Read Cycle, Begin Burst	External	L	Н	L	L	Х	Х	Х	Х	Х	L	1	D оит
Read Cycle, Begin Burst	External	L	Н	L	L	Х	Х	Х	Х	Х	Н	1	HI-Z
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	Н	Х	L	1	Dout
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	L	Н	L	1	D оит
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	L	Н	Н	1	HI-Z
Write Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	L	L	Х	1	DIN
Write Cycle, Begin Burst	External	L	Н	L	Н	L	Х	L	Х	Х	Х	1	DIN
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Н	Х	L	1	D оит
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Н	Х	Н	1	HI-Z
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Х	Н	L	1	Dout
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Х	Н	Н	1	HI-Z
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Н	Х	L	1	D оит
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Н	Х	Н	1	HI-Z
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Х	Н	L	1	D ouт
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Х	Н	Н	1	HI-Z
Write Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	L	L	Х	1	DIN
Write Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	L	Х	Х	Х	1	DIN
Write Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	L	L	Х	1	DIN
Write Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	L	Х	Х	Х	1	DIN
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Н	Х	L	1	Dout
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Н	Х	Н	1	HI-Z
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Х	Н	L	1	D оит
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Х	Н	Н	1	HI-Z
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Н	Х	L	1	D оит
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Н	Х	Н	1	HI-Z
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Х	Н	L	1	D оит
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Х	Н	Н	1	HI-Z
Write Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	L	L	Х	1	Din
Write Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	L	Х	Х	Х	1	Din
Write Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	L	L	Х	1	DIN
Write Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	L	Х	Х	Х	1	DIN

NOTES:

- L = VIL, H = VIH, X = Don't Care.
 OE is an asynchronous input.
- 3. ZZ low for the table.

Synchronous Write Function Truth Table (1,2)

Operation	Ū₩	BWĒ	BW₁	BW₂	BW₃	B₩4
Read	Н	Н	Х	Х	Х	X
Read	Н	L	Н	Н	Н	Н
Write all Bytes	L	Х	Х	Х	Х	Х
Write all Bytes	Н	L	L	L	L	L
Write Byte 1 ⁽³⁾	Н	L	L	Н	Н	Н
Write Byte 2 ⁽³⁾	Н	L	Н	L	Н	Н
Write Byte 3 ⁽³⁾	Н	L	Н	Н	L	Н
Write Byte 4 ⁽³⁾	Н	L	Н	Н	Н	L

NOTES:

5309 tbl 12

- 1. L = VIL, H = VIH, X = Don't Care.
- 2. \overline{BW}_3 and \overline{BW}_4 are not applicable for the IDT71V67903.
- 3. Multiple bytes may be selected during the same cycle.

Asynchronous Truth Table (1)

Operation ⁽²⁾	ŌĒ	ZZ	I/O Status	Power
Read	L	L	Data Out	Active
Read	Н	L	High-Z	Active
Write	Х	L	High-Z – Data In	Active
Deselected	Х	L	High-Z	Standby
Sleep Mode	Х	Н	High-Z	Sleep

NOTES:

5309 tbl 13

- 1. L = VIL, H = VIH, X = Don't Care.
- 2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

Interleaved Burst Sequence Table (**LBO**=VDD)

-	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

NOTE:

5309 tbl 14

Linear Burst Sequence Table (LBO=Vss)

	Sequ	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0	
First Address	0	0	0	1	1	0	1	1	
Second Address	0	1	1	0	1	1	0	0	
Third Address	1	0	1	1	0	0	0	1	
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0	

NOTE:

^{1.} Upon completion of the Burst sequence the counter wraps around to its initial state.


^{1.} Upon completion of the Burst sequence the counter wraps around to its initial state.

AC Electrical Characteristics ($VDD = 3.3V \pm 5\%$, Commercial and Industrial Temperature Ranges)

		7.9	5ns	8ns		8.5ns		
Symbol	Parameter	Min.	Мах.	Min.	Мах.	Min.	Max.	Unit
Clock Pa	rameter							
tcyc	Clock Cycle Time	8.5		10		11.5		ns
tсн ⁽¹⁾	Clock High Pulse Width	3		4		4.5		ns
tcL ⁽¹⁾	Clock Low Pulse Width	3		4		4.5	_	ns
Output Pa	arameters		<u> </u>					Į
tcd	Clock High to Valid Data	_	7.5		8		8.5	ns
tcdc	Clock High to Data Change	2		2		2		ns
ta.z ⁽²⁾	Clock High to Output Active	0		0		0	_	ns
tchz ⁽²⁾	Clock High to Data High-Z	2	3.5	2	3.5	2	3.5	ns
toe	Output Enable Access Time	_	3.5		3.5		3.5	ns
tolz ⁽²⁾	Output Enable Low to Output Active	0		0		0		ns
tohz ⁽²⁾	Output Enable High to Output High-Z	_	3.5		3.5		3.5	ns
Set Up Ti	mes							<u> </u>
tsa	Address Setup Time	1.5		2		2		ns
tss	Address Status Setup Time	1.5		2		2		ns
tsd	Data In Setup Time	1.5		2		2		ns
tsw	Write Setup Time	1.5		2		2		ns
tsav	Address Advance Setup Time	1.5		2		2		ns
tsc	Chip Enable/Select Setup Time	1.5		2		2		ns
Hold Tim	es							
tha	Address Hold Time	0.5		0.5		0.5		ns
ths	Address Status Hold Time	0.5		0.5		0.5		ns
thd	Data In Hold Time	0.5		0.5		0.5		ns
thw	Write Hold Time	0.5		0.5		0.5		ns
thav	Address Advance Hold Time	0.5		0.5		0.5		ns
thc	Chip Enable/Select Hold Time	0.5		0.5		0.5		ns
Sleep Mo	de and Configuration Parameters							
tzzpw	ZZ Pulse Width	100		100		100		ns
tzzr(3)	ZZ Recovery Time	100		100		100		ns
tcfg ⁽⁴⁾	Configuration Set-up Time	34		40		50		ns

- 1. Measured as HIGH above VIH and LOW below VIL.
- 2. Transition is measured ±200mV from steady-state.
- 3. Device must be deselected when powered-up from sleep mode.
- 4. tcFG is the minimum time required to configure the device based on the \overline{LBO} input. \overline{LBO} is a static input and must not change during normal operation.

Timing Waveform of Flow-Through Read Cycle (1,2)




- 1. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay; O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.

 2. ZZ input is LOW and LBO is Don't Care for this cycle.

 3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

Timing Waveform of Combined Flow-Through Read and Write Cycles (1,2,3)




- 1. Device is selected through entire cycle; \overline{CE} and \overline{CS} 1 are LOW, CS0 is HIGH.

 2. ZZ input is LOW and LBO is Don't Care for this cycle.


 3. O1 (Ax) represents the first output from the external address Ax. 11 (Ay) represents the first input from the external address Az, O2 (Az) represents the next output data in the burst sequence of the base address Az, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.

Timing Waveform of Write Cycle No. 1 - GW Controlled (1,2,3)




- 1. ZZ input is LOW, BWE is HIGH and LBO is Don't Care for this cycle.
 2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. 11 (Ax) represents the first input from the external address Ay; I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LEO input. In the case of input I2 (Ay) this data is valid for two cycles because ADV is high and has suspended the burst. CSO timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CSO is HIGH.

Timing Waveform of Write Cycle No. 2 - Byte Controlled $^{(1,2,3)}$




- 1. ZZ input is LOW, GW is HIGH and LBO is Don't Care for this cycle.
 2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ax) represents the first input from the external address Ay. I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
 - In the case of input I2 (Ay) this data is valid for two cycles because \overline{ADV} is high and has suspended the burst. CSo timing transitions are identical but inverted to the \overline{CE} and $\overline{CS1}$ signals. For example, when \overline{CE} and $\overline{CS1}$ are LOW on this waveform, CSo is HIGH.

Timing Waveform of Sleep (ZZ) and Power-Down Modes $^{(1,2,3)}$



on this waveform, CS0 is HIGH. Device must power up in deselected Mode. LBO is Don't Care for this cycle. It is not necessary to retain the state of the input registers throughout the Power-down cycle. CS0 timing transitions are identical but inverted to the \overline{CE} and $\overline{CS1}$ signaals. For example, when CE and CS1 are LOW


Non-Burst Read Cycle Timing Waveform



NOTES:


- 1. ZZ input is LOW, $\overline{\text{ADV}}$ is HIGH and $\overline{\text{LBO}}$ is Don't Care for this cycle.
- 2. (Ax) represents the data for address Ax, etc.
- 3. For read cycles, ADSP and ADSC function identically and are therefore interchangable.


Non-Burst Write Cycle Timing Waveform




- 1. ZZ input is LOW, \overline{ADV} and \overline{OE} are HIGH, and \overline{LBO} is Don't Care for this cycle.
- 2. (Ax) represents the data for address Ax, etc.
- 3. Although only \overline{GW} writes are shown, the functionality of \overline{BWE} and \overline{BWx} together is the same as \overline{GW} .
- 4. For write cycles, $\overline{\text{ADSP}}$ and $\overline{\text{ADSC}}$ have different limitations.


100-Pin Thin Plastic Quad Flatpack (TQFP) Package Diagram Outline







119 Ball Grid Array (BGA) Package Diagram Outline






165 Fine Pitch Ball Grid Array (fBGA) Package Diagram Outline





Alliance Part numbering system



Ordering Information

Alliance	Organization	VCC Range	Operating Temp	Speed
AS8C803625	256K x 36	3.1 - 3.4V	Comercial 0 - 70C	7.5 ns
AS8C801825	512K x 18	3.1 - 3.4V	Comercial 0 - 70C	7.5 ns