

PIC18F85J90 Family Data Sheet Errata

Clarifications/Corrections to the Data Sheet:

In the Device Data Sheet (DS39770**B**), the following clarifications and corrections should be noted. Any silicon issues related to the PIC18F85J90 family of devices will be reported in a separate silicon errata. Please check the Microchip web site for any existing issues.

1. Module: Reset

In Register 4-1: RCON: Reset Control Register, on page 46, the register map and description for bit 5 is changed as shown in bold text.

REGISTER 4-1: RCON: RESET CONTROL REGISTER

R/W-0	U-0	R/W-1	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	—	СМ	RI	TO	PD	POR	BOR
oit 7							bit 0
_egend:							
R = Readable		W = Writable	bit	•	nented bit, read		
n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
oit 7	IPEN. Inter	rupt Priority Enab	le hit				
		priority levels on					
		e priority levels or		C16XXXX Com	patibility mode)	
oit 6	Unimpleme	ented: Read as ')'				
oit 5	CM: Config	guration Mismate	ch Flag bit				
	1 = A Con	figuration Misma	atch Reset ha	s not occurred	1		
	0 = A Con	figuration Misma	atch Reset oc	curred. Must b	e set in softw	are once the F	leset occurs.
oit 4	RI: RESET	Instruction Flag b	it				
		SET instruction w					<i></i>
		SET instruction		causing a dev	ice Reset (mu	st be set in so	ottware atter a
oit 3		log Time-out Flag	,				
		power-up, CLRWI	-	or SLEEP instru	ction		
		time-out occurre					
oit 2	PD: Power-	Down Detection	Flag bit				
	•	power-up or by th					
		execution of the		tion			
pit 1		er-on Reset Statu					
		er-on Reset has r					`
		er-on Reset occu		set in software a	atter a Power-o	on Reset occurs	5)
oit O		n-out Reset Statu					
		wn-out Reset has wn-out Reset occ					ure)
	0 = A BIO			Sec III SUILWAIE			u sj

2. Module: Reset

The following section is added after **Section 4.4 "Brown-out Reset (BOR)**" on page 47.

4.5 Configuration Mismatch (CM)

The Configuration Mismatch (CM) Reset register is designed to detect and attempt to recover from random, memory corrupting events. This includes Electrostatic Discharge (ESD) events which can cause widespread, single-bit changes throughout the device and result in catastrophic failure.

In PIC18FXXXX Flash devices, the device Configuration registers (located in the configuration memory space) are continuously monitored during operation by comparing their values to complimentary Shadow registers. If a mismatch is detected between the two sets of registers, a CM Reset automatically occurs.

These events are captured by the \overline{CM} bit (RCON<5>). Whenever a CM event occurs, this bit is set to '0'. For any other Reset event, this bit does not change.

A CM Reset behaves similarly to a Master Clear Reset, RESET instruction, WDT time-out or Stack Event Resets. As with all hard and power Reset events, the device Configuration Words are reloaded from the Flash Configuration Words in program memory as the device restarts.

3. Module: Reset

In the second paragraph of **Section 4.6** "**Reset State of Registers**", on page 50, the CM bit is added to the parenthetical list of RCON register status bits.

The paragraph is changed as follows, the bold text indicating the added content:

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of <u>normal operation</u>. Status <u>bits</u> from the RCON register, **CM**, \overline{RI} , TO, PD, POR and BOR, are set or cleared differently in different Reset situations, as indicated in Table 4-1. These bits are used in software to determine the nature of the Reset.

4. Module: Reset

Table 4-1, on page 50, is changed to add a column for the $\overline{\text{CM}}$ bit.

The table appears as follows, the bold text indicating the added material:

TABLE 4-1:STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR
RCON REGISTER

Condition	Program			RCON F	Register			STKPTR Register		
Condition	Counter ⁽¹⁾	СМ	RI	то	PD	POR	BOR	STKFUL	STKUNF	
Power-on Reset	0000h	1	1	1	1	0	0	0	0	
RESET Instruction	0000h	u	0	u	u	u	u	u	u	
Brown-out Reset	0000h	1	1	1	1	u	0	u	u	
MCLR during power-managed Run modes	0000h	u	u	1	u	u	u	u	u	
MCLR during power-managed Idle modes and Sleep mode	0000h	u	u	1	0	u	u	u	u	
WDT time-out during full power or power-managed Run modes	0000h	u	u	0	u	u	u	u	u	
MCLR during full power execution	0000h	u	u	u	u	u	u	u	u	
Stack Full Reset (STVREN = 1)	0000h	u	u	u	u	u	u	1	u	
Stack Underflow Reset (STVREN = 1)	0000h	u	u	u	u	u	u	u	1	
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	u	u	u	u	u	u	u	1	
WDT time-out during power- managed Idle or Sleep modes	PC + 2	u	u	0	0	u	u	u	u	
Interrupt exit from power-managed modes	PC + 2	u	u	u	0	u	u	u	u	

Legend: u = unchanged

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

5. Module: Reset

In Table 4-2, on page 51, \overline{CM} Resets are added to the title of the fourth column. The table's heading row appears as shown.

TABLE 4-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Register	Applicable Devices	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets CM Resets	Wake-up via WDT or Interrupt
----------	--------------------	------------------------------------	--	---------------------------------

6. Module: Memory Organization

In Table 5-3, on page 70, the \overline{CM} bit is added to the row for the RCON register. The row appears as shown with the change indicated in bold text.

TABLE 5-3:	PIC18F85J90 FAMILY REGISTER FILE SUMMARY (CONTI	NUFD)
IADLL J-J.		

Filename	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page
RCON	IPEN	—	СМ	RI	TO	PD	POR	BOR	0-11 11q0	46, 52

7. Module: Interrupts

In Register 8-13: RCON: Reset Control Register, on page 107, bit 5 is changed to include the \overline{CM} bit.

The table appears as shown with the changes highlighted in bold text.

REGISTER 8-13: RCON: RESET CONTROL REGISTER

R/W-0	U-0	R/W-1	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	—	СМ	RI	TO	PD	POR	BOR
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	IPEN: Interrupt Priority Enable bit
	 Enable priority levels on interrupts
	0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)
bit 6	Unimplemented: Read as '0'
bit 5	CM: Configuration Mismatch Flag bit
	For details of bit operation, see Register 4-1.
bit 4	RI: RESET Instruction Flag bit
	For details of bit operation, see Register 4-1.
bit 3	TO: Watchdog Timer Time-out Flag bit
	For details of bit operation, see Register 4-1.
bit 2	PD: Power-Down Detection Flag bit
	For details of bit operation, see Register 4-1.
bit 1	POR: Power-on Reset Status bit
	For details of bit operation, see Register 4-1.
bit 0	BOR: Brown-out Reset Status bit
	For details of bit operation, see Register 4-1.

8. Module: I/O Ports

In Table 9-4, on page 111, the footer row is changed to add "x = Don't care" and Note 1 is changed to make the "x" into a lowercase "x".

The table appears as shown, the changes indicated in bold text.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page		
PORTA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	RA5	RA4	RA3	RA2	RA1	RA0	55		
LATA	LATA7 ⁽¹⁾	LATA6 ⁽¹⁾	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	54		
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	54		
ADCON1	—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	53		
LCDSE1	SE15	SE14	SE13	SE12	SE11	SE10	SE09	SE08	53		
LCDSE2	SE23	SE22	SE21	SE20	SE19	SE18	SE17	SE16	53		

TABLE 9-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Legend: — = unimplemented, read as '0', x = Don't care. Shaded cells are not used by PORTA.

Note 1: These bits are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read as 'x'.

9. Module: Electrical Characteristics

In Section 25-1 "DC Characteristics: Supply Voltage", on page 351, the Brown-out Reset (BOR) voltage for parameter D005 is changed to 1.9V.

The table is changed as shown with the change indicated in bold text.

25.1 DC Characteristics: Supply Voltage PIC18F85J90 Family (Industrial)

PIC18F85J90 Family (Industrial)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions	
D001	Vdd	Supply Voltage	VDDCORE 2.0		3.6 3.6	> >	ENVREG tied to Vss ENVREG tied to Vpp	
D001B	VDDCORE	External Supply for Microcontroller Core	2.0	—	2.70	V	ENVREG tied to Vss	
D001C	AVdd	Analog Supply Voltage	Vdd - 0.3	_	VDD + 0.3	V		
D001D	AVss	Analog Ground Potential	Vss - 0.3	_	Vss + 0.3	V		
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	_	—	V		
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	—	_	0.7	V	See Section 4.3 "Power-on Reset (POR)" for details	
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	_	—	V/ms	See Section 4.3 "Power-on Reset (POR)" for details	
D005	VBOR	Brown-out Reset Voltage	—	1.9	—	V		

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

10. Module: Electrical Characteristics

In Section 25.2 "DC Characteristics: Power-Down and Supply Current", on page 357, the values and unit of measurement are changed for the rows related to Fosc = 4 MHz, PRI_IDLE mode with VDD = 3.3V. The table is changed as shown, with the altered values indicated in bold text.

25.2 DC Characteristics: Power-Down and Supply Current PIC18F85J90 Family (Industrial)

	5J90 Family strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
Param No.	Device	Тур	Max	Units	Conditions					
	Power-Down Current (IDD)	1)								
	All devices	307	850	μA	-40°C					
		200	850	μA	+25°C	VDD = 2.0V, $VDDCORE = 2.0V(4)$				
		202	800	μA	+85°C	VDDCORE = 2.0V				
	All devices	483	950	μA	-40°C		Fosc = 4 MHz			
		318	950	μA	+25°C	$VDD = 2.5V,$ $VDDCORE = 2.5V^{(4)}$	(PRI_IDLE mode,			
		343	900	μA	+85°C	VDDCORE = 2.3V	EC oscillator)			
	All devices	0.52	1.3	mA	-40°C					
		0.48	1.2	mA	+25°C	VDD = 3.3V ⁽⁵⁾				
		0.47	1.2	mA	+85°C					

11. Module: Electrical Characteristics

The title of **Section 25.3 "DC Characteristics: PIC18F84J90 Family (Industrial)"**, on page 360, is changed to indicate the correct product family.

The title now reads Section 25.3 "DC Characteristics: PIC18F85J90 Family (Industrial)".

12. Module: Electrical Characteristic

In Section 25.3 "DC Characteristics: PIC18F84J90 Family (Industrial)", on page 361, the footnote is removed for parameter 100.

The table's row is changed as shown, with strike through indicating the removed footnote.

25.3 DC Characteristics: PIC18F85J90 Family (Industrial)

			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions		
D100 ⁽⁴⁾		Capacitive Loading Specs on Output Pins OSC2 pin	_	15	pF	In HS mode when external clock is used to drive OSC1		

13. Module: Migration Between High-End Device Families

In Table B-1, on page 393, the value for the PIC18F85J90 family's Program Memory Endurance is changed to 1,000 Write/Erase Cycles (typical).

The table is changed as shown with bold text indicating the altered content.

Characteristic	PIC18F85J90 Family	PIC18F8490 Family		
Operating Frequency	40 MHz @ 2.15V	40 MHz @ 4.2V		
Supply Voltage	2.0V-3.6V	2.0V-5.5V		
Power-Down Current	Low	Lower		
Program Memory Size (maximum)	32 Kbytes	16 Kbytes		
Program Memory Endurance	1,000 Write/Erase Cycles (typical)	100,000 Write/Erase Cycles (typical)		
Program Memory Retention	20 Years (minimum)	40 Years (minimum)		
Programming Time (Normalized)	43.8 µs/byte (2.8 ms/64-byte block)	15.6 μs/byte (1 ms/64-byte block)		
I/O Sink/Source at 25 mA	PORTB and PORTC Only	All Ports		
Input Voltage Tolerance on I/O Pins	5.5V on Digital Only Pins	VDD on All I/O Pins		
I/O	67	66		
LCD Outputs (maximum pixels, segments x commons)	192	192		
LCD Bias Generation	4 Modes	1 Mode		
LCD Voltage Regulator	Implemented; Includes Voltage Boost	Not Available		
Pull-ups	PORTB, PORTD, PORTE and PORTJ	PORTB		
Open-Drain Output Option	Available on USARTs, SPI and CCP Output Pins	Not Available		
Oscillator Options	Limited Primary Options (EC, HS, PLL); Flexible Internal Oscillator (INTOSC and INTRC)	More Primary Options (EC, HS, XT, LP, RC, PLL); Flexible Internal Oscillator (INTOSC and INTRC)		
Programming Entry	Low Voltage, Key Sequence	VPP and LVP		
Code Protection	Single Block, All or Nothing	Multiple Code Protection Blocks		
Configuration Words	Stored in Last 4 Words of Program Memory space	Stored in Configuration Space, Starting at 300000h		
	200 μs (typical)			
Start-up Time from Sleep	10 μs (typical) with Voltage Regulator Disabled	10 μs (typical)		
Power-up Timer	Always on	Configurable		
Data EEPROM	Not Available	Available		
BOR	Simple BOR with Voltage Regulator	Separate Programmable BOR		
LVD	Integrated with Voltage Regulator	Separate Programmable Module		
A/D Channels	12	12		
A/D Calibration	Required	Not Required		
In-Circuit Emulation	Not available	Available		

14. Module: EUSART

Changes in the BAUDCONx registers are made in the following sections:

• In Register 17-3: BAUDCON1: Baud Rate Control Register 1, bit 6 is renamed and bits 5 and 4 are changed and renamed, as shown in bold text.

REGISTER 17-3: BAUDCON1: BAUD RATE CONTROL REGISTER 1

R/W-0	R-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
ABDOVF	RCIDL	RXDTP	ТХСКР	BRG16	—	WUE	ABDEN
bit 7							bit 0
Logondi							
Legend: R = Readable	s hit	W = Writable	hit	II – I Inimplen	nented bit, read	las 'O'	
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
					uicu		IOWIT
bit 7	ABDOVF: A	uto-Baud Acquis	sition Rollover	Status bit			
		rollover has occi i rollover has oc	•	uto-Baud Rate	Detect mode (r	nust be cleare	d in software)
bit 6	RCIDL: Rece	eive Operation I	dle Status bit				
		operation is Idl					
bit 5	RXDTP: Dat	a/Receive Pola	rity Select bit	:			
		u <u>s mode:</u> e data (RXx) is i e data (RXx) is i					
		<u>s mode:</u> Tx) is inverted Tx) is not inver		ah)			
bit 4	•	chronous Clock	•				
	Asynchronou 1 = Idle stat		(TXx) is a low	level			
	Synchronous		(x) is a high l	evel			
bit 3	BRG16: 16-I	Bit Baud Rate R	egister Enable	e bit			
		aud Rate Gener ud Rate Genera				BRGH1 value i	gnored
bit 2	Unimpleme	nted: Read as '	כי				
bit 1		-up Enable bit					
	hardwar	<u>us mode:</u> T will continue to e on following ri not monitored c	sing edge		upt generated	on falling edge	; bit cleared in
	Synchronous Unused in th						
bit 0	ABDEN: Aut	o-Baud Detect I	Enable bit				
	cleared	<u>us mode:</u> baud rate meas in hardware upo te measuremen	on completion.		er. Requires ree	ception of a Sy	vnc field (55h)
	Synchronous Unused in th	<u>s mode:</u>		·			

- Bits 6, 5 and 4 are renamed In the following tables:
 - Table 17-2: Registers Associated with the Baud Rate Generator
- Table 17-5: Registers Associated with Asynchronous Transmission
- Table 17-6: Registers Associated with Asynchronous Reception

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53
BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	55
SPBRGH1	PBRGH1 EUSART Baud Rate Generator Register High Byte								
SPBRG1	EUSART E	Baud Rate	Generator	Register	Low Byte				53

TABLE 17-2: REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the BRG.

TABLE 17-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51	
PIR1	—	ADIF	RC1IF	TX1IF	SSPIF	_	TMR2IF	TMR1IF	54	
PIE1	—	ADIE	RC1IE	TX1IE	SSPIE	—	TMR2IE	TMR1IE	54	
IPR1	—	ADIP	RC1IP	TX1IP	SSPIP	_	TMR2IP	TMR1IP	54	
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53	
TXREG1	EUSART T	ransmit Reg	ister						53	
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53	
BAUDCON1	ABDOVF	RCIDL	RXDTP	ТХСКР	BRG16	_	WUE	ABDEN	55	
SPBRGH1	EUSART Baud Rate Generator Register High Byte									
SPBRG1	EUSART Baud Rate Generator Register Low Byte									
LATG	U2OD	U10D		LATG4	LATG3	LATG2	LATG1	LATG0	54	

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

TABLE 17-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR1	—	ADIF	RC1IF	TX1IF	SSPIF	—	TMR2IF	TMR1IF	54
PIE1	—	ADIE	RC1IE	TX1IE	SSPIE	—	TMR2IE	TMR1IE	54
IPR1	—	ADIP	RC1IP	TX1IP	SSPIP	—	TMR2IP	TMR1IP	54
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53
RCREG1	EUSART R	eceive Regi	ster						53
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53
BAUDCON1	ABDOVF	RCIDL	RXDTP	ТХСКР	BRG16	—	WUE	ABDEN	55
SPBRGH1 EUSART Baud Rate Generator Register High Byte									55
SPBRG1	SPBRG1 EUSART Baud Rate Generator Register Low Byte								
				<i>i</i>					

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

• The values for the Resets and WDT wake-up and interrupt are changed in the fourth page of Table 4-2: Initialization Conditions for All Registers, as shown by bold text.

Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction S <u>tac</u> k Resets CM Resets	Wake-up via WDT or Interrupt
SPBRGH1	PIC18F6XJ11	PIC18F8XJ11	0000 0000	0000 0000	uuuu uuuu
BAUDCON1	PIC18F6XJ11	PIC18F8XJ11	0100 0-00	0100 0-00	uuuu u-uu
CCPR1H	PIC18F6XJ11	PIC18F8XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu

TABLE 4-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

- **Note 1:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
 - 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
 - 3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
 - 4: See Table 4-1 for Reset value for specific condition.
 - **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read as '0'.
- Bits 6, 5 and 4 are renamed and the POR/BOR value changed in the last page of Table 5-3: PIC18F85J90 Family Register File Summary, as shown in bold text.

TABLE 5-3: PIC18F85J90 FAMILY REGISTER FILE SUMMARY

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page
SPBRGH1	SPBRGH1 EUSART Baud Rate Generator High Byte									55, 233
BAUDCON1	1 ABDOVF RCIDL RXDTP TXCKP BRG16 — WUE ABDEN								0100 0-00	55, 232
LCDDATA23(2)	S47C3	S46C3	S45C3	S44C3	S43C3	S42C3	S41C3	S40C3	xxxx xxxx	55, 161

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved, do not modify

Note 1: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

2: These registers and/or bits are available only on 80-pin devices; otherwise, they are unimplemented and read as '0'. Reset states shown are for the 80-pin devices.

3: Alternate names and definitions for these bits when the MSSP module is operating in I²C[™] Slave mode. See Section 16.4.3.2 "Address Masking" for details.

4: The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.4.3 "PLL Frequency Multiplier" for details.

5: RA6/RA7 and their associated latch and direction bits are configured as port pins only when the internal oscillator is selected as the default clock source (FOSC2 Configuration bit = 0); otherwise, they are disabled and these bits read as '0'.

15. Module: Table 25-1: Memory Programming Requirements

On page 362, the parameter, D132, which provides the minimum voltage levels of the Self-Timed Erase or Write is changed. The parameter number is assigned for TWE and its conditions column has changed. A new parameter, D133B, is added. The changed content is indicated in bold text in the following table:

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
		Program Flash Memory							
D130	Eр	Cell Endurance	100	1K	—	E/W	-40°C to +85°C		
D131	Vpr	VDDcore for Read	Vmin	—	3.6	V	VMIN = Minimum operating voltage		
D132	Vpew	Voltage for Self-Timed Erase or Write							
		Vdd	2.35	—	3.6	V	ENVREG tied to VDD		
		VDDCORE	2.25	—	2.7	V	ENVREG tied to Vss		
D133A	Tiw	Self-Timed Write Cycle Time		2.8	_	ms	—		
D133B	TIE	Self-Timed Page Erase Cycle Time	-	33.0	—	ms	_		
D134	Tretd	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated		
D135	IDDP	Supply Current during Programming	_	3	7	mA	—		
D1 40	TWE	Writes per Erase Cycle	-	—	1	-	For each physical address		

TABLE 25-1:MEMORY PROGRAMMING REQUIREMENTS

† Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

16. Module: Table 25-2: Comparator Specifications

In Table 25-2, page 363, the maximum Input Offset Voltage (Param No. D300) is changed from ±10 mV to ±25 mV. The parameter numbers for TRESP and TMC2OV are renamed to D303 and D304, respectively. Parameter D305 for VIRV is added. The maximum value of parameter, VIOFF (D300), is changed. The changed content is indicated in bold text in Table 25-2. The note stating "* These parameters are characterized but not tested." is removed from the note section of the table.

Operating	Operating Conditions: 3.0V < VDD < 3.6V, -40°C < TA < +85°C (unless otherwise stated)										
Param No.	Sym	Characteristics	Min	Тур	Мах	Units	Comments				
D300	VIOFF	Input Offset Voltage	—	± 5.0	± 25	mV					
D301	VICM	Input Common Mode Voltage	0		AVdd - 1.5	V					
D302	CMRR	Common Mode Rejection Ratio	55	—		dB					
D303	TRESP	Response Time ⁽¹⁾	_	150	400	ns					
D304	TMC20V	Comparator Mode Change to Output Valid	—		10	μS					
D305	VIRV	Internal Reference Voltage	_	1.2	_	V					

TABLE 25-2: Comparator Specifications

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

17. Module: Table 25-4: Internal Voltage Regulator Specifications

On page 363, the comment for the External Filter Capacitor value, CEFC, is changed. The note stating "* These parameters are characterized but not tested. Parameter numbers are not yet assigned for these specifications." is removed. The changed content is indicated in bold text in the following table:

TABLE 25-4: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operatir	Operating Conditions: -40°C < TA < +85°C (unless otherwise stated)										
Param No.	Sym	SymCharacteristicsMinTypMaxUnitsComments									
	Vrgout	Regulator Output Voltage*		2.5	—	V					
	CEFC	External Filter Capacitor Value*	4.7	10	—	μF	Capacitor must be low series resistance (<5 Ohms)				

18. Module: Section 25-3 "DC Characteristics: PIC18F85J90 Family (Industrial)"

On page 360, the Input Leakage Current is changed. The Analog (D060) has been edited and a new parameter has been added to the Digital (D060A) I/O ports. The changed values are indicated in bold text in the following table.

DC CHA	ARACTE	RISTICS				Inless otherwise stated) ≤ +85°C for industrial
Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions
	VIL	Input Low Voltage				
		All I/O ports:				
D030		with TTL buffer	Vss	0.15 Vdd	V	
D031		with Schmitt Trigger buffer	Vss	0.2 Vdd	V	
D032		MCLR	Vss	0.2 Vdd	V	
D033		OSC1	Vss	0.3 Vdd	V	HS, HSPLL modes
D033A		OSC1	Vss	0.2 Vdd	V	EC, ECPLL modes ⁽¹⁾
D034		T13CKI	Vss	0.3	V	
	VIH	Input High Voltage				
		I/O ports with non 5.5V tolerance: ⁽²⁾				
D040		with TTL buffer	0.25 VDD + 0.8V	Vdd	V	Vdd < 3.3V
D041		with Schmitt Trigger buffer	0.8 Vdd	Vdd	V	
		I/O ports with 5.5V tolerance: ⁽²⁾				
Dxxx		with TTL buffer	0.25 VDD + 0.8V	5.5	V	Vdd < 3.3V
DxxxA			2.0	5.5	V	$3.3V \le VDD \le 3.6V$
Dxxx		with Schmitt Trigger buffer	0.8 Vdd	5.5	V	
D042		MCLR	0.8 Vdd	Vdd	V	
D043		OSC1	0.7 Vdd	Vdd	V	HS, HSPLL modes
D043A		OSC1	0.8 Vdd	Vdd	V	EC, ECPLL modes
D044		T13CKI	1.6	Vdd	V	
	lı∟	Input Leakage Current ⁽¹⁾				
D060		I/O ports with non 5.5V tolerance: ⁽²⁾	—	±1	μA	$Vss \le VPIN \le VDD,$ pin at high-impedance
D060A		I/O ports with 5.5V tolerance: ⁽²⁾	—	±1	μA	Vss \leq VPIN \leq 5.5V, pin at high-impedance
D061		MCLR	_	±1	μA	$Vss \le VPIN \le VDD$
D063		OSC1	_	±1	μA	$Vss \le VPIN \le VDD$
	IPU	Weak Pull-up Current			1	
D070	IPURB	PORTB weak pull-up current	30	240	μA	VDD = 3.3V, VPIN = VSS

Note 1: Negative current is defined as current sourced by the pin.

2: Refer to Table 9-1 for the pins that have corresponding tolerance limits.

19. Module: Section 9-5 "PORTD, TRISD and LATD Registers"

On page 118, the content in the third paragraph is changed. The changed portion is indicated in bold text in the following section:

Each of the PORTD pins has a weak internal pull-up. A single control bit can turn off all the pull-ups. This is performed by **clearing** bit RDPU (PORTG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on all device Resets.

20. Module: Section 16.3 "SPI Mode" and Section 16.4 "I²C™ Mode"

In Section 16.3 "SPI Mode" on page 185 and Section 16.4 "I²C Mode" on page 194, the following new note is included to describe the necessary procedure to disable the MSSP module:

Note: Disabling the MSSP module by clearing the SSPEN (SSPCON1<5>) bit may not reset the module. It is recommended to clear the SSPSTAT, SSPCON1 and SSPCON2 registers and select the mode prior to setting the SSPEN bit to enable the MSSP module.

21. Module: Figure 16-10: I²C[™] Slave Mode Timing (Transmission, 7-Bit Address)

On page 204,the figure is replaced with the new timing diagram provided in Figure 16-10.



22. Module: Figure 16-24: I²C[™] Master Mode Waveform (Reception, 7-Bit Address)

On page 221, the condition (R/W) when the Acknowledge signal (ACK) is received from the slave, after transmitting the address to the slave, is changed to '1'. The changed value is indicated in bold text in Figure 16-24.



23. Module: Register 8-12: IPR3

In Register 8-12, on page 106, the POR conditions for the below interrupt priority bits of the Peripheral Interrupt Priority Register 3 (IPR3) have been changed.

LCD Interrupt Priority Bit (LCDIP): The POR condition should be changed to R/W-1 instead of R/W-0.

AUSART Receive Priority Flag Bit (RC2IP): The POR condition should be changed to R-1 instead of R-0.

AUSART Transmit Interrupt Priority Bit (TX2IP): The POR condition should be changed to R-1 instead of R-0.

The modified value is indicated in bold text in the below table.

REGISTER 8-12: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3

U-0	R/W-1	R-1	R-1	U-0	R/W-1	R/W-1	U-0
—	LCDIP	RC2IP	TX2IP	—	CCP2IP	CCP1IP	—
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

REVISION HISTORY

Rev A Document (8/2006)

Original version of this document. Includes Data Sheet Clarification 1 (Electrical Specifications).

Rev B Document (4/2007)

Removed original Data Sheet Clarification 1 (Electrical Specifications). Added Data Sheet Clarifications 1-5 (Reset), 6 (Memory Organization), 7 (Interrupts), 8 (I/O Ports), 9-13 (Electrical Characteristics) and 14 (Migration Between High-End Device Families).

Rev C Document (7/2008)

Added Data Sheet Clarifications 15 (EUSART) and 16 (Electrical Characteristics). Changed Data Sheet Clarification 11 (Electrical Characteristics).

Rev D Document (10/2008)

Removed Data Sheet Clarification 11 and 16 (Electrical Characteristics). Added Data Sheet Clarifications 15 (Table 25-1: Memory Programming Requirements), 16 (Table 25-2: Comparator Specifications), 17 (Table 25-4: Internal Voltage Regulator Specifica-18 (Section 25-3 "DC Characteristics: tions). PIC18F85J90 Family - Industrial), 19 (Section 9-5 "PORTD, TRISD and LATD Registers), 20 (Section 16.3 "SPI Mode and Section 16.4 "I²C[™] Mode"), 21 (Figure 16-10: I²C[™] Slave Mode Timing – Transmission, 7-Bit Address), 22 (Figure 16-24: I²C™ Master Mode Waveform - Reception, 7-Bit Address) and 23 (Register 8-12: IPR3).

Rev E Document (12/2008)

Edits were made to Data Sheet Clarification 18 (Section 25-3 "DC Characteristics: PIC18F85J90 Family – Industrial).

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC, SmartShunt and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, PICkit, PICDEM, PICDEM.net, PICtail, PIC³² logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2008, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 **China - Qingdao** Tel: 86-532-8502-7355

Fax: 86-532-8502-7205 China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820